1 Megabit (128K x 8) Page Mode EEPROM
SST29EE010A / SST29LE010A / SST29VE010A
Data Sheet
FEATURES:
•
Single Voltage Read and Write Operations
•
Fast Read Access Time
– 5.0V-only for the SST29EE010A
– 3.0-3.6V for the SST29LE010A
– 2.7-3.6V for the SST29VE010A
– 5.0V-only operation: 90 and 120 ns
– 3.0-3.6V operation: 150 and 200 ns
– 2.7-3.6V operation: 200 and 250 ns
1
•
•
Superior Reliability
•
•
Latched Address and Data
2
– Endurance: 100,000 Cycles (typical)
– Greater than 100 years Data Retention
Automatic Write Timing
– Internal VPP Generation
End of Write Detection
Low Power Consumption
3
•
– Active Current: 20 mA (typical) for 5V and
10 mA (typical) for 3.0/2.7V
– Standby Current: 10 µA (typical)
– Toggle Bit
– Data# Polling
4
•
•
•
Hardware and Software Data Protection
•
Fast Page Write Operation
TTL I/O Compatibility
– 128 Bytes per Page, 1024 Pages
– Page Write Cycle: 5 ms (typical)
– Complete Memory Rewrite: 5 sec (typical)
– Effective Byte Write Cycle Time: 39 µs
(typical)
5
JEDEC Standard
– Flash EEPROM Pinouts and command sets
Packages Available
•
6
– 32 Pin PDIP
– 32-Pin PLCC
– 32-Pin TSOP (8mm x 20mm & 8mm x 14mm)
7
updatingofprogram, configuration, ordatamemory. For
all system applications, the SST29EE010A/29LE010A/
29VE010A significantly improve performance and reli-
ability, while lowering power consumption. The
SST29EE010A/29LE010A/29VE010A improve flexibil-
itywhileloweringthecostforprogram,data,andconfigu-
ration storage applications.
PRODUCT DESCRIPTION
8
TheSST29EE010A/29LE010A/29VE010Aare128Kx8
CMOSPageWriteEEPROMsmanufacturedwithSST’s
proprietary, high performance CMOS SuperFlash tech-
nology. The split-gate cell design and thick oxide tunnel-
ing injector attain better reliability and manufacturability
compared with alternate approaches. The
SST29EE010A/29LE010A/29VE010A write with a
singlepowersupply.InternalErase/Programistranspar-
ent to the user. The SST29EE010A/29LE010A/
29VE010AconformtoJEDECstandardpinoutsforbyte-
wide memories.
9
10
11
12
13
14
15
16
To meet high density, surface mount requirements, the
SST29EE010A/29LE010A/29VE010Aareofferedin32-
pin TSOP and 32-lead PLCC packages. A 600-mil, 32-
pin PDIP package is also available. See Figures 1 and 2
for pinouts.
Device Operation
Featuring high performance page write, the
SST29EE010A/29LE010A/29VE010A provide a typical
byte-write time of 39 µsec. The entire memory, i.e., 128
KBytes, can be written page-by-page in as little as 5
seconds, when using interface features such as Toggle
Bit or Data# Polling to indicate the completion of a write
cycle. To protect against inadvertent write, the
SST29EE010A/29LE010A/29VE010A have on-chip
hardware and software data protection schemes. De-
signed, manufactured, andtestedforawidespectrumof
applications, the SST29EE010A/29LE010A/29VE010A
are offered with a guaranteed page write endurance of
104 cycles. Data retention is rated at greater than 100
years.
TheSSTpagemodeEEPROMoffersin-circuitelectrical
write capability. The SST29EE010A/29LE010A/
29VE010A does not require separate Erase and
Program operations. The internally timed write cycle
executes both erase and program transparently to the
user. The SST29EE010A/29LE010A/29VE010A have
industry standard Software Data Protection. The
SST29EE010A/29LE010A/29VE010A are compatible
with industry standard EEPROM pinouts and
functionality.
Read
The Read operations of the SST29EE010A/29LE010A/
29VE010A are controlled by CE# and OE#, both have to
be low for the system to obtain data from the outputs.
The SST29EE010A/29LE010A/29VE010A are suited
for applications that require convenient and economical
3©0139-0919 S2i/l9ic9on Storage Technology, Inc. The SST logo and SuperFlash are registered trademar1ks of Silicon Storage Technology, Inc. These specifications are subject to change without notice.
5秒后页面跳转
解析光耦仿真器：升级光耦合器技术的必要性
英伟达新一代Blackwell GPU过热问题致交付延迟
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
