ꢀꢁ ꢂꢃ ꢄꢅꢆ ꢇ ꢃ ꢈꢉ ꢀꢁꢇ ꢃꢄꢅ ꢆꢇ ꢃꢈ
ꢊꢋ ꢌ ꢍꢎꢏ ꢐꢑ ꢋ ꢒ ꢄ ꢓꢑ ꢎ ꢒꢄꢔ ꢑ ꢀ
ꢕ ꢓꢏꢊ ꢖ ꢄꢋ ꢈꢗ
SCLS401G − APRIL 1998 − REVISED APRIL 2005
SN54LV174A . . . J OR W PACKAGE
SN74LV174A . . . D, DB, DGV, NS, OR PW PACKAGE
(TOP VIEW)
D
D
D
D
D
D
D
2-V to 5.5-V V
Operation
CC
Max t of 8.5 ns at 5 V
pd
Typical V
<0.8 V at V
(Output Ground Bounce)
OLP
CC
= 3.3 V, T = 25°C
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
CLR
1Q
1D
2D
2Q
3D
3Q
GND
V
CC
A
6Q
6D
5D
5Q
4D
4Q
CLK
Typical V
>2.3 V at V
(Output V
Undershoot)
OHV
CC
OH
= 3.3 V, T = 25°C
A
Support Mixed-Mode Voltage Operation on
All Ports
Latch-Up Performance Exceeds 250 mA Per
JESD 17
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
SN54LV174A . . . FK PACKAGE
(TOP VIEW)
− 1000-V Charged-Device Model (C101)
description/ordering information
3
2
1 20 19
18 6D
The ’LV174A devices are hex D-type flip-flops
1D
2D
NC
2Q
3D
4
5
6
7
8
designed for 2-V to 5.5-V V
operation.
CC
17
5D
NC
5Q
4D
These devices are positive-edge-triggered
flip-flops with a direct clear (CLR) input.
Information at the data (D) inputs meeting the
setup time requirements is transferred to the
outputs on the positive-going edge of the clock
pulse. Clock triggering occurs at a particular
voltage level and is not directly related to the
transition time of the positive-going edge of the
clock pulse. When the clock (CLK) input is at
either the high or low level, the D-input signal has
no effect at the output.
16
15
14
9 10 11 12 13
NC − No internal connection
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
Tube of 40
SN74LV174AD
SOIC − D
LV174A
Reel of 2500
Reel of 2000
Reel of 2000
Tube of 90
SN74LV174ADR
SN74LV174ANSR
SN74LV174ADBR
SN74LV174APW
SN74LV174APWR
SN74LV174APWT
SN74LV174ADGVR
SNJ54LV174AJ
SOP − NS
74LV174A
LV174A
SSOP − DB
−40°C to 85°C
Reel of 2000
Reel of 250
Reel of 2000
Tube of 25
TSSOP − PW
LV174A
TVSOP − DGV
CDIP − J
LV174A
SNJ54LV174AJ
SNJ54LV174AW
SNJ54LV174AFK
−55°C to 125°C
CFP − W
Tube of 150
Tube of 55
SNJ54LV174AW
SNJ54LV174AFK
LCCC − FK
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2005, Texas Instruments Incorporated
ꢘ ꢁ ꢄꢋꢀꢀ ꢔ ꢏꢊ ꢋꢗꢕ ꢓꢀ ꢋ ꢁ ꢔꢏꢋꢍ ꢙꢚ ꢛꢜ ꢝꢞꢟ ꢠꢡꢢ ꢣꢙ ꢟꢞ ꢣꢙꢤ ꢛꢣꢜ ꢑꢗ ꢔ ꢍ ꢘ ꢖꢏ ꢓꢔ ꢁ
ꢙ
ꢍ
ꢈ
ꢏ
ꢈ
ꢛꢣ
ꢥ
ꢞ
ꢦ
ꢡ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢟ
ꢠ
ꢦ
ꢦ
ꢢ
ꢣ
ꢙ
ꢤ
ꢜ
ꢞ
ꢥ
ꢧ
ꢠ
ꢨ
ꢩ
ꢛ
ꢟ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢝ
ꢤ
ꢢ
ꢪ
ꢑ
ꢦ
ꢞ
ꢝ
ꢠ
ꢟ
ꢙ
ꢜ
ꢟ
ꢞ
ꢣ
ꢥ
ꢞ
ꢦ
ꢡ
ꢙ
ꢞ
ꢜ
ꢧ
ꢢ
ꢟ
ꢛ
ꢥꢛ
ꢟ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢜ
ꢧ
ꢢ
ꢦ
ꢙ
ꢚ
ꢢ
ꢙ
ꢢ
ꢦꢡ
ꢜ
ꢞ
ꢥ
ꢏ
ꢢ
ꢫ
ꢤ
ꢜ
ꢓ
ꢣ
ꢜ
ꢙ
ꢦ
ꢠ
ꢡ
ꢢꢣ
ꢙ
ꢜ
ꢜ
ꢙ
ꢤ
ꢣ
ꢝ
ꢤꢦ
ꢝ
ꢬ
ꢤ
ꢦ
ꢦ
ꢤ
ꢣ
ꢙ
ꢭꢪ
ꢑ
ꢦ
ꢞ
ꢝ
ꢠ
ꢟ
ꢙ
ꢛ
ꢞ
ꢣ
ꢧꢤ ꢦ ꢤ ꢡ ꢢ ꢙ ꢢ ꢦ ꢜ ꢪ
ꢧ
ꢦ
ꢞ
ꢟ
ꢢ
ꢜ
ꢜ
ꢛ
ꢣ
ꢮ
ꢝ
ꢞ
ꢢꢜ
ꢣ
ꢞ
ꢙ
ꢣ
ꢢ
ꢟ
ꢢ
ꢜ
ꢜ
ꢤ
ꢦ
ꢛ
ꢩ
ꢭ
ꢛ
ꢣ
ꢟ
ꢩ
ꢠ
ꢝ
ꢢ
ꢙ
ꢢ
ꢜ
ꢙ
ꢛ
ꢣ
ꢮ
ꢞ
ꢥ
ꢤ
ꢩ
ꢩ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265