5秒后页面跳转
SNJ54ALS169BJ PDF预览

SNJ54ALS169BJ

更新时间: 2024-09-09 05:04:39
品牌 Logo 应用领域
德州仪器 - TI 计数器触发器逻辑集成电路输出元件
页数 文件大小 规格书
19页 687K
描述
SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

SNJ54ALS169BJ 技术参数

生命周期:Active零件包装代码:DIP
包装说明:DIP, DIP16,.3针数:16
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.34
Is Samacsys:N其他特性:TCO OUTPUT
计数方向:BIDIRECTIONAL系列:ALS
JESD-30 代码:R-GDIP-T16长度:19.56 mm
负载电容(CL):50 pF负载/预设输入:YES
逻辑集成电路类型:BINARY COUNTER最大频率@ Nom-Sup:22000000 Hz
最大I(ol):0.008 A工作模式:SYNCHRONOUS
位数:4功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
包装方法:TUBE峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V最大电源电流(ICC):25 mA
Prop。Delay @ Nom-Sup:20 ns传播延迟(tpd):23 ns
认证状态:Not Qualified筛选级别:MIL-PRF-38535
座面最大高度:5.08 mm子类别:Counters
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:TTL温度等级:MILITARY
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:6.92 mm
最小 fmax:22 MHzBase Number Matches:1

SNJ54ALS169BJ 数据手册

 浏览型号SNJ54ALS169BJ的Datasheet PDF文件第2页浏览型号SNJ54ALS169BJ的Datasheet PDF文件第3页浏览型号SNJ54ALS169BJ的Datasheet PDF文件第4页浏览型号SNJ54ALS169BJ的Datasheet PDF文件第5页浏览型号SNJ54ALS169BJ的Datasheet PDF文件第6页浏览型号SNJ54ALS169BJ的Datasheet PDF文件第7页 
ꢀ ꢁꢂ ꢃ ꢄꢅ ꢀꢆ ꢇ ꢈ ꢉꢊꢋ ꢀꢁꢂ ꢃ ꢄ ꢀꢆ ꢇ ꢈ ꢄꢊꢋ ꢀꢁꢌ ꢃ ꢄ ꢅ ꢀꢆ ꢇ ꢈ ꢉꢊ ꢋ ꢀ ꢁꢌꢃ ꢄꢀ ꢆꢇ ꢈꢄ  
ꢀꢍ ꢁꢎꢏꢐꢑ ꢁꢑ ꢒꢀ ꢋꢃ ꢓꢉꢔꢕ ꢋ ꢒꢖꢗꢘ ꢑꢙ ꢁꢋꢉꢔ ꢁꢄꢐꢍꢋꢎ ꢑꢒ ꢁꢕ ꢚꢐ ꢀ  
SDAS125B − MARCH 1984 − REVISED DECEMBER 1994  
SN54ALS169B, SN54AS169A . . . J PACKAGE  
SN74ALS169B, SN74AS169A . . . D OR N PACKAGE  
(TOP VIEW)  
Fully Synchronous Operation for Counting  
and Programming  
Internal Carry Look-Ahead Circuitry for  
Fast Counting  
U/D  
CLK  
A
V
CC  
RCO  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
Carry Output for n-Bit Cascading  
Fully Independent Clock Circuit  
Q
A
B
C
D
Q
B
Package Options Include Plastic  
Small-Outline (D) Packages, Ceramic Chip  
Carriers (FK), and Standard Plastic (N) and  
Ceramic (J) 300-mil DIPs  
Q
C
Q
D
ENT  
ENP  
GND  
LOAD  
description  
SN54ALS169B, SN54AS169A . . . FK PACKAGE  
(TOP VIEW)  
These synchronous 4-bit up/down binary  
presettable counters feature an internal carry  
look-ahead circuitry for cascading in high-speed  
counting applications. Synchronous operation is  
provided by having all flip-flops clocked  
simultaneously so that the outputs change  
coincident with each other when so instructed by  
the count-enable (ENP, ENT) inputs and internal  
gating. This mode of operation eliminates the  
output counting spikes normally associated with  
asynchronous (ripple-clock) counters. A buffered  
clock (CLK) input triggers the four flip-flops on the  
rising (positive-going) edge of the clock waveform.  
3
2
1
20 19  
18  
A
B
Q
Q
4
5
6
7
8
A
B
17  
16  
15  
14  
NC  
C
NC  
Q
Q
C
D
D
9 10 11 12 13  
These counters are fully programmable; that is,  
they may be preset to either level. The load-input  
circuitry allows loading with the carry-enable  
output of cascaded counters. Because loading is  
synchronous, setting up a low level at the load  
(LOAD) input disables the counter and causes the  
outputs to agree with the data inputs after the next  
clock pulse.  
NC − No internal connection  
The internal carry look-ahead circuitry provides for cascading counters for n-bit synchronous application without  
additional gating. ENP and ENT inputs and a ripple-carry output (RCO) are instrumental in accomplishing this  
function. Both ENP and ENT must be low to count. The direction of the count is determined by the level of the  
up/down (U/D) input. When U/D is high, the counter counts up; when low, it counts down. ENT is fed forward  
to enable RCO. RCO, thus enabled, produces a low-level pulse while the count is zero (all inputs low) counting  
down or maximum (15) counting up. This low-level overflow ripple-carry pulse can be used to enable successive  
cascaded stages. Transitions at ENP or ENT are allowed regardless of the level of the clock input. All inputs  
are diode clamped to minimize transmission-line effects, thereby simplifying system design.  
These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, LOAD, or U/D)  
that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function  
of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the  
stable setup and hold times.  
The SN54ALS169B and SN54AS169A are characterized for operation over the full military temperature range  
of −55°C to 125°C. The SN74ALS169B and SN74AS169A are characterized for operation from 0°C to 70°C.  
ꢕꢦ  
Copyright 1994, Texas Instruments Incorporated  
ꢢ ꢦ ꢣ ꢢꢛ ꢜꢰ ꢞꢝ ꢡ ꢩꢩ ꢧꢡ ꢟ ꢡ ꢠ ꢦ ꢢ ꢦ ꢟ ꢣ ꢫ  
2−1  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  

SNJ54ALS169BJ 替代型号

型号 品牌 替代类型 描述 数据表
8302501EA TI

完全替代

同步 4 位加/减二进制计数器 | J | 16 | -55 to 125
M38510/38003BEA TI

完全替代

同步 4 位加/减二进制计数器 | J | 16 | -55 to 125

与SNJ54ALS169BJ相关器件

型号 品牌 获取价格 描述 数据表
SNJ54ALS169BW ROCHESTER

获取价格

Binary Counter,
SNJ54ALS169FH TI

获取价格

IC,COUNTER,UP/DOWN,4-BIT BINARY,ALS-TTL,LLCC,20PIN,CERAMIC
SNJ54ALS169J TI

获取价格

IC,COUNTER,UP/DOWN,4-BIT BINARY,ALS-TTL,DIP,16PIN,CERAMIC
SNJ54ALS174FK TI

获取价格

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SNJ54ALS174J TI

获取价格

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SNJ54ALS174J-00 TI

获取价格

ALS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP16
SNJ54ALS174W TI

获取价格

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SNJ54ALS175FH TI

获取价格

IC,FLIP-FLOP,QUAD,D TYPE,ALS-TTL,LLCC,20PIN,CERAMIC
SNJ54ALS175FK TI

获取价格

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SNJ54ALS175J TI

获取价格

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR