5秒后页面跳转
SN75C189ANSR PDF预览

SN75C189ANSR

更新时间: 2024-11-09 04:51:03
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
17页 398K
描述
QUADRUPLE LOW-POWER LINE RECEIVERS

SN75C189ANSR 数据手册

 浏览型号SN75C189ANSR的Datasheet PDF文件第2页浏览型号SN75C189ANSR的Datasheet PDF文件第3页浏览型号SN75C189ANSR的Datasheet PDF文件第4页浏览型号SN75C189ANSR的Datasheet PDF文件第5页浏览型号SN75C189ANSR的Datasheet PDF文件第6页浏览型号SN75C189ANSR的Datasheet PDF文件第7页 
SN75C189, SN75C189A  
QUADRUPLE LOW-POWER LINE RECEIVERS  
SLLS041G – OCTOBER 1988 – REVISED JANUARY 2000  
D, DB, OR N PACKAGE  
(TOP VIEW)  
Meet or Exceed the Requirements of  
TIA/EIA-232-F and ITU Recommendation  
V.28  
1A  
1 CONT  
1Y  
V
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
CC  
Low Supply Current . . . 420 µA Typ  
Preset On-Chip Input Noise Filter  
Built-in Input Hysteresis  
4A  
4 CONT  
4Y  
2A  
2 CONT  
2Y  
3A  
Response and Threshold Control Inputs  
Push-Pull Outputs  
3 CONT  
3Y  
GND  
8
Functionally Interchangeable and  
Pin-to-Pin Compatible With  
Texas Instruments SN75189/SN75189A and  
Motorola MC1489/MC1489A  
Package Options Include Plastic  
Small-Outline (D) and Shrink Small-Outline  
(DB) Packages, and Standard Plastic (N)  
DIP  
description  
TheSN75C189andSN75C189Aarelow-power, bipolar, quadruple line receivers that are used to interface data  
terminal equipment (DTE) with data circuit-terminating equipment (DCE). These devices have been designed  
to conform to TIA/EIA-232-F.  
The SN75C189 has a 0.33-V typical hysteresis, compared with 0.97 V for the SN75C189A. Each receiver has  
provision for adjustment of the overall input threshold levels. This is achieved by choosing external series  
resistors and voltages to provide bias levels for the response-control pins. The output is in the high logic state  
if the input is open circuit or shorted to ground.  
These devices have an on-chip filter that rejects input pulses of less than 1-µs duration. An external capacitor  
can be connected from the control pins to ground to provide further input noise filtering for each receiver.  
The SN75C189 and SN75C189A have been designed using low-power techniques in a bipolar technology. In  
most applications, these receivers interface to single inputs of peripheral devices such as UARTs, ACEs, or  
microprocessors. By using sampling, such peripheral devices usually are insensitive to the transition times of  
theinputsignals. Ifthisisnotthecase, orforotheruses, itisrecommendedthattheSN75C189andSN75C189A  
outputs be buffered by single Schmitt input gates or single gates of the HCMOS, ALS, or 74F logic families.  
The SN75C189 and SN75C189A are characterized for operation from 0°C to 70°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2000, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN75C189ANSR 替代型号

型号 品牌 替代类型 描述 数据表
SN75C189ANSRG4 TI

完全替代

QUADRUPLE LOW-POWER LINE RECEIVERS
SN75189N TI

功能相似

QUADRUPLE LINE RECEIVERS
MC1489AN TI

功能相似

QUADRUPLE LINE RECEIVERS

与SN75C189ANSR相关器件

型号 品牌 获取价格 描述 数据表
SN75C189ANSRE4 TI

获取价格

QUADRUPLE LOW-POWER LINE RECEIVERS
SN75C189ANSRG4 TI

获取价格

QUADRUPLE LOW-POWER LINE RECEIVERS
SN75C189D TI

获取价格

QUADRUPLE LOW-POWER LINE RECEIVERS
SN75C189D-00 TI

获取价格

LINE RECEIVER, PDSO14
SN75C189DB TI

获取价格

QUADRUPLE LOW-POWER LINE RECEIVERS
SN75C189DB-00 TI

获取价格

LINE RECEIVER, PDSO14
SN75C189DBE4 TI

获取价格

QUAD LINE RECEIVER, PDSO14
SN75C189DBLE TI

获取价格

QUAD LINE RECEIVER, PDSO14, PLASTIC, TSSOP-14
SN75C189DBLE-00 TI

获取价格

LINE RECEIVER, PDSO14
SN75C189DBR TI

获取价格

暂无描述