5秒后页面跳转
捷配首页

Datasheet > 存储 > FIFO> SN74V3670-10PEU
SN74V3670-10PEU PDF预览

SN74V3670-10PEU

更新时间： 2024-01-19 12:18:49
品牌 Logo 应用领域
德州仪器 - TI 存储内存集成电路先进先出芯片时钟
页数 文件大小 规格书
50页 725K
描述
3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES

阅读下载

中文翻译

获取价格

SN74V3670-10PEU 技术参数

是否无铅： 含铅生命周期：Active
零件包装代码：QFP包装说明：PLASTIC, LQFP-128
针数：128Reach Compliance Code：unknown
风险等级：5.8最长访问时间：6.5 ns
周期时间：10 nsJESD-30 代码：R-PQFP-G128
长度：20 mm内存密度：294912 bit
内存宽度：36湿度敏感等级：3
功能数量：1端子数量：128
字数：8192 words字数代码：8000
工作模式：SYNCHRONOUS最高工作温度：70 °C
最低工作温度：组织：8KX36
可输出：YES封装主体材料：PLASTIC/EPOXY
封装代码：LFQFP封装形状：RECTANGULAR
封装形式：FLATPACK, LOW PROFILE, FINE PITCH并行/串行：PARALLEL
峰值回流温度（摄氏度）：220认证状态：COMMERCIAL
座面最大高度：1.6 mm最大供电电压 (Vsup)：3.45 V
最小供电电压 (Vsup)：3.15 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：CMOS
温度等级：COMMERCIAL端子面层：NOT SPECIFIED
端子形式：GULL WING端子节距：0.5 mm
端子位置：QUAD处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：14 mmBase Number Matches：1

SN74V3670-10PEU 数据手册

 浏览型号SN74V3670-10PEU的Datasheet PDF文件第2页浏览型号SN74V3670-10PEU的Datasheet PDF文件第3页浏览型号SN74V3670-10PEU的Datasheet PDF文件第4页浏览型号SN74V3670-10PEU的Datasheet PDF文件第5页浏览型号SN74V3670-10PEU的Datasheet PDF文件第6页浏览型号SN74V3670-10PEU的Datasheet PDF文件第7页 
SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690  
1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36  
3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES  
SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003  
Choice of Memory Organizations  
Empty, Full, and Half-Full Flags Signal FIFO  
Status  
– SN74V3640 – 1024 × 36 Bit  
– SN74V3650 – 2048 × 36 Bit  
– SN74V3660 – 4096 × 36 Bit  
– SN74V3670 – 8192 × 36 Bit  
– SN74V3680 – 16384 × 36 Bit  
– SN74V3690 – 32768 × 36 Bit  
Programmable Almost-Empty and  
Almost-Full Flags; Each Flag Can Default to  
One of Eight Preselected Offsets  
Selectable Synchronous/Asynchronous  
Timing Modes for Almost-Empty and  
Almost-Full Flags  
166-MHz Operation (6-ns Read/Write Cycle  
Time)  
Program Programmable Flags by Either  
Serial or Parallel Means  
User-Selectable Input- and Output-Port Bus  
Sizing  
– ×36 in to ×36 out  
– ×36 in to ×18 out  
– ×36 in to ×9 out  
Select Standard Timing (Using EF and FF  
Flags) or First-Word Fall-Through (FWFT)  
Timing (Using OR and IR Flags)  
Output Enable Puts Data Outputs in  
High-Impedance State  
– ×18 in to ×36 out  
– ×9 in to ×36 out  
Easily Expandable in Depth and Width  
Big-Endian/Little-Endian User-Selectable  
Byte Representation  
Independent Read and Write Clocks Permit  
Reading and Writing Simultaneously  
5-V-Tolerant Inputs  
High-Performance Submicron CMOS  
Technology  
Fixed, Low, First-Word Latency  
Zero-Latency Retransmit  
Master Reset Clears Entire FIFO  
Available in 128-Pin Thin Quad Flat Pack  
(TQFP)  
Partial Reset Clears Data, But Retains  
Programmable Settings  
description  
The SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, and SN74V3690 are exceptionally  
deep, high-speed CMOS, first-in first-out (FIFO) memories, with clocked read and write controls and a flexible  
bus-matching ×36/×18/×9 data flow. These FIFOs offer several key user benefits:  
Flexible ×36/×18/×9 bus matching on both read and write ports  
The period required by the retransmit operation is fixed and short.  
The first-word data-latency period, from the time the first word is written to an empty FIFO to the time it can  
be read, is fixed and short.  
High-density offerings up to 1 Mbit  
Bus-matching synchronous FIFOs are particularly appropriate for network, video, signal processing,  
telecommunications, data communications, and other applications that need to buffer large amounts of data  
and match buses of unequal sizes.  
Each FIFO has a data input port (Dn) and a data output port (Qn), both of which can assume 36-bit, 18-bit, or  
9-bit width, as determined by the state of external control pins’ input width (IW), output width (OW), and bus  
matching (BM) during the master-reset cycle.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...50

中文翻译

下载PDF

与SN74V3670-10PEU相关器件

型号 品牌 获取价格 描述 数据表
SN74V3670-15PEU TI

获取价格

 		3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V3670-6PEU TI

获取价格

 		3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V3670-7.5PEU TI

获取价格

 		8KX36 OTHER FIFO, 5ns, PQFP128, TQFP-128
SN74V3670-7PEU TI

获取价格

 		3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V3680 TI

获取价格

 		1024 】 36, 2048 】 36, 4096 】 36, 8192 】 36, 1
SN74V3680-10PEU TI

获取价格

 		3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V3680-15PEU TI

获取价格

 		3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V3680-6PEU TI

获取价格

 		3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V3680-7PEU TI

获取价格

 		3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES
SN74V3690 TI

获取价格

 		1024 】 36, 2048 】 36, 4096 】 36, 8192 】 36, 1

与SN74V3670-10PEU相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证