5秒后页面跳转
SN74LVTH126NSRG4 PDF预览

SN74LVTH126NSRG4

更新时间: 2024-09-15 00:54:43
品牌 Logo 应用领域
德州仪器 - TI 驱动信息通信管理光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
18页 707K
描述
3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUT

SN74LVTH126NSRG4 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP, SOP14,.3针数:14
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.53控制类型:ENABLE HIGH
系列:LVTJESD-30 代码:R-PDSO-G14
JESD-609代码:e4长度:10.2 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.064 A湿度敏感等级:1
位数:1功能数量:4
端口数量:2端子数量:14
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP14,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:3.3 V
Prop。Delay @ Nom-Sup:3.9 ns传播延迟(tpd):4.5 ns
认证状态:Not Qualified座面最大高度:2 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:BICMOS
温度等级:INDUSTRIAL端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:5.3 mmBase Number Matches:1

SN74LVTH126NSRG4 数据手册

 浏览型号SN74LVTH126NSRG4的Datasheet PDF文件第2页浏览型号SN74LVTH126NSRG4的Datasheet PDF文件第3页浏览型号SN74LVTH126NSRG4的Datasheet PDF文件第4页浏览型号SN74LVTH126NSRG4的Datasheet PDF文件第5页浏览型号SN74LVTH126NSRG4的Datasheet PDF文件第6页浏览型号SN74LVTH126NSRG4的Datasheet PDF文件第7页 
ꢍ ꢎꢍ ꢏꢅ ꢐꢑꢆ ꢒ ꢓꢐꢔꢕ ꢓꢖꢄ ꢗ ꢑꢓꢀ ꢑ ꢓꢘ ꢘꢗ ꢕ  
SCBS746B − JULY 2000 - REVISED OCTOBER 2003  
SN54LVTH126 . . . J OR W PACKAGE  
SN74LVTH126 . . . D, DB, DGV, NS, OR PW PACKAGE  
(TOP VIEW)  
D
D
D
D
D
Support Mixed-Mode Signal Operation (5-V  
Input and Output Voltages With 3.3-V V  
)
CC  
Support Unregulated Battery Operation  
Down to 2.7 V  
1OE  
1A  
1Y  
2OE  
2A  
2Y  
V
CC  
4OE  
1
2
3
4
5
6
7
14  
13  
12  
11  
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
OLP  
CC  
= 3.3 V, T = 25°C  
4A  
4Y  
A
I
and Power-Up 3-State Support Hot  
off  
Insertion  
10 3OE  
3A  
3Y  
9
8
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
GND  
D
D
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
SN54LVTH126 . . . FK PACKAGE  
(TOP VIEW)  
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
3
2
1
20 19  
18 4A  
− 1000-V Charged-Device Model (C101)  
1Y  
NC  
4
5
6
7
8
17  
16  
15  
14  
NC  
4Y  
description/ordering information  
2OE  
NC  
NC  
3OE  
These bus buffers are designed specifically for  
2A  
low-voltage (3.3-V) V  
operation, but with the  
CC  
9 10 11 12 13  
capability to provide a TTL interface to a 5-V  
system environment.  
The ’LVTH126 devices feature independent line  
drivers with 3-state outputs. Each output is in the  
high-impedance state when the associated  
output-enable (OE) input is low.  
NC − No internal connection  
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors  
with the bus-hold circuitry is not recommended.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
Tube  
SN74LVTH126D  
SOIC − D  
LVTH126  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
SN74LVTH126DR  
SN74LVTH126NSR  
SN74LVTH126DBR  
SN74LVTH126PW  
SN74LVTH126PWR  
SN74LVTH126DGVR  
SNJ54LVTH126J  
SNJ54LVTH126W  
SNJ54LVTH126FK  
SOP − NS  
LVTH126  
LXH126  
SSOP − DB  
−40°C to 85°C  
−55°C to 125°C  
TSSOP − PW  
LXH126  
Tape and reel  
Tape and reel  
Tube  
TVSOP − DGV  
CDIP − J  
LXH126  
SNJ54LVTH126J  
SNJ54LVTH126W  
SNJ54LVTH126FK  
CFP − W  
Tube  
LCCC − FK  
Tube  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines  
are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
ꢓ ꢁ ꢄꢗꢀꢀ ꢛ ꢆꢇ ꢗꢕꢙ ꢚꢀ ꢗ ꢁ ꢛꢆꢗꢔ ꢜꢝ ꢞꢟ ꢠꢡꢢ ꢣꢤꢥ ꢦꢜ ꢢꢡ ꢦꢜꢧ ꢞꢦꢟ ꢖꢕ ꢛ ꢔ ꢓ ꢨꢆ ꢚꢛ ꢁ  
ꢫꢧ ꢪ ꢧ ꢤ ꢥ ꢜ ꢥ ꢪ ꢟ ꢎ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74LVTH126NSRG4相关器件

型号 品牌 获取价格 描述 数据表
SN74LVTH126PW TI

获取价格

3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS
SN74LVTH126PWE4 TI

获取价格

3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUT
SN74LVTH126PWG4 TI

获取价格

3.3-V ABT Quadruple Bus Buffers With 3-State Outputs 14-TSSOP -40 to 85
SN74LVTH126PWR TI

获取价格

3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS
SN74LVTH126PWRE4 TI

获取价格

3.3-V ABT Quadruple Bus Buffers With 3-State Outputs 14-TSSOP -40 to 85
SN74LVTH126PWRG4 TI

获取价格

3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUT
SN74LVTH162240 TI

获取价格

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTH162240DGG TI

获取价格

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTH162240DGGR TI

获取价格

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTH162240DL TI

获取价格

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS