ꢀꢁ ꢂꢃ ꢄꢅꢆ ꢇꢈ ꢉꢊ ꢊꢃꢃ ꢋꢌ ꢍ
ꢎ ꢏꢎ ꢋꢅ ꢐꢑꢆ ꢈ ꢉ ꢋꢑꢒ ꢆ ꢑꢓꢔ ꢔ ꢌ ꢕꢖ ꢗꢕ ꢒ ꢅꢌ ꢕ
ꢘ ꢒꢆ ꢇ ꢎ ꢋꢀꢆꢐꢆ ꢌ ꢙ ꢓꢆ ꢍ ꢓꢆꢀ
SCBS781 − NOVEMBER 2003
D
D
Controlled Baseline
− One Assembly/Test Site, One Fabrication
Site
D
D
Latch-Up Performance Exceeds 500 mA Per
JESD 17
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
Enhanced Diminishing Manufacturing
Sources (DMS) Support
D
D
D
D
Enhanced Product-Change Notification
DGG PACKAGE
(TOP VIEW)
†
Qualification Pedigree
Member of the Texas Instruments
Widebus Family
Output Ports Have Equivalent 22-Ω Series
Resistors, So No External Resistors Are
Required
1
48 2OE
47 1A1
46 1A2
45 GND
44 1A3
43 1A4
1OE
1Y1
1Y2
GND
1Y3
1Y4
2
3
4
5
D
Supports Mixed-Mode Signal Operation
(5-V Input and Output Voltages With
6
7
42
V
V
CC
CC
3.3-V V
)
CC
8
41 2A1
40 2A2
39 GND
38 2A3
37 2A4
36 3A1
35 3A2
34 GND
33 3A3
32 3A4
2Y1
2Y2
GND
2Y3
2Y4
3Y1
3Y2
GND
3Y3
3Y4
D
D
D
D
Supports Unregulated Battery Operation
Down To 2.7 V
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Typical V
<0.8 V at V
(Output Ground Bounce)
OLP
CC
= 3.3 V, T = 25°C
A
I
and Power-Up 3-State Support Hot
off
Insertion
Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
31
V
V
CC
D
D
Distributed V
High-Speed Switching Noise
and GND Pins Minimize
CC
4Y1
CC
30 4A1
29 4A2
28 GND
27 4A3
4Y2
GND
4Y3
4Y4
4OE
Flow-Through Architecture Optimizes PCB
Layout
†
Component qualification in accordance with JEDEC and industry
standards to ensure reliable operation over an extended
temperature range. This includes, but is not limited to, Highly
Accelerated Stress Test (HAST) or biased 85/85, temperature
cycle, autoclave or unbiased HAST, electromigration, bond
intermetallic life, and mold compound life. Such qualification
testing should not be viewed as justifying use of this component
beyond specified performance and environmental limits.
26
25
4A4
3OE
description/ordering information
The SN74LVTH162244 is a 16-bit buffer and line driver designed for low-voltage (3.3-V) V
operation, but with
CC
the capability to provide a TTL interface to a 5-V system environment. This device can be used as four 4-bit
buffers, two 8-bit buffers, or one 16-bit buffer. This device provides true outputs and symmetrical active-low
output-enable (OE) inputs.
The outputs, which are designed to source or sink up to 12 mA, include equivalent 22-Ω series resistors to
reduce overshoot and undershoot.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus is a trademark of Texas Instruments.
ꢍ
ꢍ
ꢕ
ꢙ
ꢪ
ꢗ
ꢥ
ꢓ
ꢚ
ꢣ
ꢆ
ꢤ
ꢒ
ꢞ
ꢙ
ꢜ
ꢁ
ꢝ
ꢗ
ꢐ
ꢆ
ꢐ
ꢛ
ꢜ
ꢦ
ꢝ
ꢞ
ꢤ
ꢟ
ꢠ
ꢡ
ꢡ
ꢢ
ꢢ
ꢛ
ꢛ
ꢞ
ꢞ
ꢜ
ꢜ
ꢛ
ꢣ
ꢣ
ꢧ
ꢤ
ꢥ
ꢟ
ꢟ
ꢦ
ꢦ
ꢜ
ꢢ
ꢡ
ꢠ
ꢣ
ꢣ
ꢞ
ꢝ
ꢧ
ꢆꢦ
ꢥ
ꢨ
ꢣ
ꢩ
ꢛ
ꢤ
ꢡ
ꢣ
ꢢ
ꢛ
ꢢ
ꢞ
ꢟ
ꢜ
ꢥ
ꢪ
ꢡ
ꢜ
ꢢ
ꢢ
ꢦ
ꢣ
ꢏ
Copyright 2003, Texas Instruments Incorporated
ꢟ
ꢞ
ꢤ
ꢢ
ꢞ
ꢟ
ꢠ
ꢢ
ꢞ
ꢣ
ꢧ
ꢛ
ꢝ
ꢛ
ꢤ
ꢦ
ꢟ
ꢢ
ꢫ
ꢢ
ꢦ
ꢟ
ꢞ
ꢝ
ꢬ
ꢡ
ꢒ
ꢜ
ꢠ
ꢦ
ꢣ
ꢢ
ꢡ
ꢜ
ꢪ
ꢡ
ꢟ
ꢪ
ꢭ
ꢡ
ꢢ ꢦ ꢣ ꢢꢛ ꢜꢯ ꢞꢝ ꢡ ꢩꢩ ꢧꢡ ꢟ ꢡ ꢠ ꢦ ꢢ ꢦ ꢟ ꢣ ꢏ
ꢟ
ꢟ
ꢡ
ꢜ
ꢢ
ꢮ
ꢏ
ꢍ
ꢟ
ꢞ
ꢪ
ꢥ
ꢤ
ꢢ
ꢛ
ꢞ
ꢜ
ꢧ
ꢟ
ꢞ
ꢤ
ꢦ
ꢣ
ꢣ
ꢛ
ꢜ
ꢯ
ꢪ
ꢞ
ꢦ
ꢣ
ꢜ
ꢞ
ꢢ
ꢜ
ꢦ
ꢤ
ꢦ
ꢣ
ꢣ
ꢡ
ꢟ
ꢛ
ꢩ
ꢮ
ꢛ
ꢜ
ꢤ
ꢩ
ꢥ
ꢪ
ꢦ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265