5秒后页面跳转
捷配首页

Datasheet > SN74LVT2952PWLE
SN74LVT2952PWLE PDF预览

SN74LVT2952PWLE

更新时间： 2024-11-07 02:58:35
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
11页 241K
描述
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74LVT2952PWLE 数据手册

 浏览型号SN74LVT2952PWLE的Datasheet PDF文件第2页浏览型号SN74LVT2952PWLE的Datasheet PDF文件第3页浏览型号SN74LVT2952PWLE的Datasheet PDF文件第4页浏览型号SN74LVT2952PWLE的Datasheet PDF文件第5页浏览型号SN74LVT2952PWLE的Datasheet PDF文件第6页浏览型号SN74LVT2952PWLE的Datasheet PDF文件第7页 
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢂ
ꢇ
ꢉ
ꢀ
ꢁ
ꢊ
ꢃ
ꢋꢌ ꢋ ꢍꢅ ꢎꢏꢆ ꢐ ꢑꢆꢎꢄ ꢏꢒꢀ ꢆ ꢓꢎꢁꢀ ꢑꢔꢕ ꢅꢔꢓꢀ ꢎꢁꢖ ꢓꢔꢗ ꢕ ꢀ ꢆꢔ ꢓ  
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢂ
ꢇ
ꢀ
ꢀ
ꢘ
ꢕ
ꢆ
ꢙ
ꢋ
ꢍ
ꢀ
ꢆ
ꢎ
ꢆ
ꢔ
ꢐ
ꢒ
ꢆ
ꢚ
ꢒ
ꢆ
SCBS152E − MAY 1992 − REVISED JULY 1995  
SN54LVT2952 . . . JT PACKAGE  
SN74LVT2952 . . . DB, DW, OR PW PACKAGE  
(TOP VIEW)  
D State-of-the-Art Advanced BiCMOS  
Technology (ABT) Design for 3.3-V  
Operation and Low-Static Power  
Dissipation  
B8  
B7  
V
CC  
A8  
1
24  
23  
D Support Mixed-Mode Signal Operation (5-V  
2
Input and Output Voltages With 3.3-V V  
)
CC  
B6  
B5  
B4  
3
22 A7  
21 A6  
20 A5  
D Support Unregulated Battery Operation  
4
Down to 2.7 V  
5
6
19  
18  
17  
16  
15  
14  
13  
B3  
B2  
B1  
A4  
A3  
A2  
A1  
OEBA  
CLKBA  
CLKENBA  
D Typical V  
D ESD Protection Exceeds 2000 V Per  
MIL-STD-883C, Method 3015; Exceeds  
200 V Using Machine Model  
(Output Ground Bounce)  
OLP  
7
< 0.8 V at V  
= 3.3 V, T = 25°C  
CC  
A
8
9
OEAB  
CLKAB  
CLKENAB  
GND  
10  
11  
12  
(C = 200 pF, R = 0)  
D Latch-Up Performance Exceeds 500 mA  
Per JEDEC Standard JESD-17  
SN54LVT2952 . . . FK PACKAGE  
(TOP VIEW)  
D Bus-Hold Data Inputs Eliminate the Need  
for External Pullup Resistors  
D Support Live Insertion  
D Package Options Include Plastic  
4
3
2
1
28 27 26  
25  
Small-Outline (DW), Shrink Small-Outline  
(DB), and Thin Shrink Small-Outline (PW)  
Packages, Ceramic Chip Carriers (FK), and  
Ceramic (JT) DIPs  
5
B5  
B4  
B3  
NC  
B2  
A6  
6
24 A5  
23 A4  
22  
21  
20  
19  
7
8
NC  
A3  
A2  
A1  
9
description  
10  
11  
B1  
OEAB  
These octal bus transceivers and registers are  
designed specifically for low-voltage (3.3-V) V  
12 13 14 15 16 17 18  
CC  
operation, but with the capability to provide a TTL  
interface to a 5-V system environment.  
The ’LVT2952 consist of two 8-bit back-to-back  
registers that store data flowing in both directions  
between two bidirectional buses. Data on the A or  
B bus is stored in the registers on the low-to-high  
NC − No internal connection  
transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (CLKENAB or CLKENBA) input  
is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.  
To ensure the high-impedance state during power up or power down, OE should be tied to V  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup  
CC  
The SN74LVT2952 is available in TI’s shrink small-outline package (DB), which provides the same I/O pin count  
and functionality of standard small-outline packages in less than half the printed-circuit-board area.  
The SN54LVT2952 is characterized for operation over the full military temperature range of −55°C to 125°C.  
The SN74LVT2952 is characterized for operation from −40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 1995, Texas Instruments Incorporated  
ꢒ ꢁ ꢄꢔꢀꢀ ꢐ ꢆꢙ ꢔꢓꢘ ꢕꢀ ꢔ ꢁ ꢐꢆꢔꢖ ꢛꢜ ꢝꢞ ꢟꢠꢡ ꢢꢣꢤ ꢥꢛ ꢡꢠ ꢥꢛꢦ ꢝꢥꢞ ꢚꢓ ꢐ ꢖ ꢒ ꢑꢆ ꢕꢐ ꢁ  
ꢛ
ꢖ
ꢎ
ꢆ
ꢎ
ꢝ
ꢥ
ꢧ
ꢠ
ꢨ
ꢣ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢡ
ꢢ
ꢨ
ꢨ
ꢤ
ꢥ
ꢛ
ꢦ
ꢞ
ꢠ
ꢧ
ꢩ
ꢢ
ꢪ
ꢫ
ꢝ
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢟ
ꢦ
ꢤ
ꢌ
ꢚ
ꢨ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢞ
ꢡ
ꢠ
ꢥ
ꢧ
ꢠ
ꢨ
ꢣ
ꢛ
ꢠ
ꢞ
ꢩ
ꢤ
ꢡ
ꢝ
ꢧ
ꢝ
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢞ
ꢩ
ꢤ
ꢨ
ꢛ
ꢜ
ꢤ
ꢛ
ꢤ
ꢨ
ꢣ
ꢞ
ꢠ
ꢧ
ꢆ
ꢤ
ꢬ
ꢦ
ꢞ
ꢕ
ꢥ
ꢞ
ꢛ
ꢨ
ꢢ
ꢣ
ꢤ
ꢥ
ꢛ
ꢞ
ꢞ
ꢛ
ꢦ
ꢥ
ꢟ
ꢦ
ꢨ
ꢟ
ꢭ
ꢦ
ꢨ
ꢨ
ꢦ
ꢥ
ꢛ
ꢮ
ꢌ
ꢚ
ꢨ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢝ
ꢠ
ꢥ
ꢩꢦ ꢨ ꢦ ꢣ ꢤ ꢛ ꢤ ꢨ ꢞ ꢌ  
ꢩ
ꢨ
ꢠ
ꢡ
ꢤ
ꢞ
ꢞ
ꢝ
ꢥ
ꢯ
ꢟ
ꢠ
ꢤ
ꢞ
ꢥ
ꢠ
ꢛ
ꢥ
ꢤ
ꢡ
ꢤ
ꢞ
ꢞ
ꢦ
ꢨ
ꢝ
ꢫ
ꢮ
ꢝ
ꢥ
ꢡ
ꢫ
ꢢ
ꢟ
ꢤ
ꢛ
ꢤ
ꢞ
ꢛ
ꢝ
ꢥ
ꢯ
ꢠ
ꢧ
ꢦ
ꢫ
ꢫ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443  
1234567...11

中文翻译

下载PDF

与SN74LVT2952PWLE相关器件

型号 品牌 获取价格 描述 数据表
SN74LVT2952PWR TI

获取价格

 		3.3-V ABT Octal Bus Transceivers And Registers With 3-State Outputs 24-TSSOP -40 to 85
SN74LVT32240 TI

获取价格

 		3.3-V ABT 32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVT32240GKER TI

获取价格

 		3.3-V ABT 32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVT32240ZKER TI

获取价格

 		3.3-V ABT 32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVT32244 TI

获取价格

 		3.3-V ABT 32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVT32244_07 TI

获取价格

 		3.3-V ABT 32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVT32244GKER TI

获取价格

 		3.3-V ABT 32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVT32244ZKER TI

获取价格

 		3.3-V ABT 32-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVT543 TI

获取价格

 		3.3-V ABT OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74LVT543DB TI

获取价格

 		3.3-V ABT OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

与SN74LVT2952PWLE相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证