Datasheet > 逻辑 > 总线驱动器/收发器> SN74LVT573DBRE4

SN74LVT573DBRE4

更新时间： 2024-11-04 23:06:23

品牌	Logo	应用领域
德州仪器 - TI		总线驱动器总线收发器锁存器逻辑集成电路光电二极管输出元件信息通信管理
页数	文件大小	规格书
15页	467K
描述
3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

SN74LVT573DBRE4 技术参数

生命周期：	Obsolete	零件包装代码：	SSOP
包装说明：	PLASTIC, SSOP-20	针数：	20
Reach Compliance Code：	compliant	风险等级：	5.28
Is Samacsys：	N	系列：	LVT
JESD-30 代码：	R-PDSO-G20	长度：	7.2 mm
逻辑集成电路类型：	BUS DRIVER	最大I（ol）：	0.064 A
位数：	8	功能数量：	1
端口数量：	2	端子数量：	20
最高工作温度：	85 °C	最低工作温度：	-40 °C
输出特性：	3-STATE	输出极性：	TRUE
封装主体材料：	PLASTIC/EPOXY	封装代码：	SSOP
封装等效代码：	SOP20,.25	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE, SHRINK PITCH	包装方法：	TAPE AND REEL
电源：	3.3 V	Prop。Delay @ Nom-Sup：	4.3 ns
传播延迟（tpd）：	7.2 ns	认证状态：	Not Qualified
座面最大高度：	2 mm	子类别：	FF/Latches
最大供电电压 (Vsup)：	3.6 V	最小供电电压 (Vsup)：	2.7 V
标称供电电压 (Vsup)：	3.3 V	表面贴装：	YES
技术：	BICMOS	温度等级：	INDUSTRIAL
端子形式：	GULL WING	端子节距：	0.65 mm
端子位置：	DUAL	宽度：	5.3 mm
Base Number Matches：	1

SN74LVT573DBRE4 数据手册

SN54LVT573, SN74LVT573

3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES

WITH 3-STATE OUTPUTS

SCBS138D – MAY 1992 – REVISED JULY 1995

SN54LVT573 . . . J OR W PACKAGE

SN74LVT573 . . . DB, DW, OR PW PACKAGE

(TOP VIEW)

State-of-the-Art Advanced BiCMOS

Technology (ABT) Design for 3.3-V

Operation and Low Static Power

Dissipation

Support Mixed-Mode Signal Operation (5-V

Input and Output Voltages With 3.3-V V

)

Support Unregulated Battery Operation

Down to 2.7 V

Typical V

< 0.8 V at V

(Output Ground Bounce)

OLP

= 3.3 V, T = 25°C

13 7Q

12 8Q

ESD Protection Exceeds 2000 V Per

MIL-STD-883C, Method 3015; Exceeds

200 V Using Machine Model

(C = 200 pF, R = 0)

GND

SN54LVT573 . . . FK PACKAGE

(TOP VIEW)

Latch-Up Performance Exceeds 500 mA

Per JEDEC Standard JESD-17

Bus-Hold Data Inputs Eliminate the Need

for External Pullup Resistors

Support Live Insertion

20 19

Package Options Include Plastic

Small-Outline (DW), Shrink Small-Outline

(DB), and Thin Shrink Small-Outline (PW)

Packages, Ceramic Chip Carriers (FK),

Ceramic Flat (W) Packages, and Ceramic

(J) DIPs

9 10 11 12 13

description

These octal latches are designed specifically for low-voltage (3.3-V) V

provide a TTL interface to a 5-V system environment.

operation, but with the capability to

The eight latches of the ’LVT573 are transparent D-type latches. While the latch-enable (LE) input is high, the

Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up

at the D inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high

or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive

the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus

lines without need for interface or pullup components. OE does not affect the internal operations of the latches.

Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT573 is available in TI’s shrink small-outline package (DB), which provides the same I/O pin count

and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT573 is characterized for operation over the full military temperature range of –55°C to 125°C. The

SN74LVT573 is characterized for operation from –40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...15

中文翻译

下载PDF

与SN74LVT573DBRE4相关器件

型号	品牌	获取价格	描述	数据表
SN74LVT573DW	TI	获取价格	3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74LVT573DWE4	TI	获取价格	3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74LVT573DWR	TI	获取价格	3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74LVT573DWRE4	TI	获取价格	3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74LVT573NSR	TI	获取价格	3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74LVT573PW	TI	获取价格	3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74LVT573PWLE	TI	获取价格	3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74LVT573PWR	TI	获取价格	3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74LVT573PWRE4	TI	获取价格	3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74LVT574	TI	获取价格	3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

与SN74LVT573DBRE4相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

14
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

10
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

36
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVT573DBRE4

SN74LVT573DBRE4 技术参数

SN74LVT573DBRE4 数据手册

与SN74LVT573DBRE4相关器件

与SN74LVT573DBRE4相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVT573DBRE4

SN74LVT573DBRE4 技术参数

SN74LVT573DBRE4 数据手册

与SN74LVT573DBRE4相关器件

与SN74LVT573DBRE4相关文章

您还可以找

您在本页遇到什么问题？