5秒后页面跳转
捷配首页

Datasheet > SN74LVT240ADGVRG4
SN74LVT240ADGVRG4 PDF预览

SN74LVT240ADGVRG4

更新时间： 2024-11-18 05:16:59
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
15页 454K
描述
3.3-V ABT OCTAL SUFFER/DRIBVER WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74LVT240ADGVRG4 数据手册

 浏览型号SN74LVT240ADGVRG4的Datasheet PDF文件第2页浏览型号SN74LVT240ADGVRG4的Datasheet PDF文件第3页浏览型号SN74LVT240ADGVRG4的Datasheet PDF文件第4页浏览型号SN74LVT240ADGVRG4的Datasheet PDF文件第5页浏览型号SN74LVT240ADGVRG4的Datasheet PDF文件第6页浏览型号SN74LVT240ADGVRG4的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇꢃ ꢈꢉ  
ꢊ ꢋꢊ ꢌꢅ ꢉꢍꢆ ꢎ ꢏꢆꢉꢄ ꢍꢐꢑ ꢑ ꢒꢓ ꢔꢕ ꢓꢖ ꢅ ꢒ ꢓ  
ꢗ ꢖꢆ ꢘ ꢊ ꢌꢀꢆꢉꢆ ꢒ ꢎ ꢐꢆ ꢙ ꢐꢆꢀ  
SCBS134K − SEPTEMBER 1992 − REVISED JANUARY 2004  
DB, DGV, DW, NS, OR PW PACKAGE  
(TOP VIEW)  
D
Supports Mixed-Mode Signal Operation  
(5-V Input and Output Voltages With 3.3-V  
V
)
CC  
1OE  
1A1  
2Y4  
1A2  
2Y3  
1A3  
2Y2  
1A4  
2Y1  
GND  
V
CC  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
D
D
D
D
D
Supports Unregulated Battery Operation  
Down To 2.7 V  
2OE  
1Y1  
2A4  
1Y2  
2A3  
1Y3  
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
OLP  
CC  
= 3.3 V, T = 25°C  
A
I
and Power-Up 3-State Support Hot  
off  
Insertion  
13 2A2  
12 1Y4  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
11  
2A1  
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
− 1000-V Charged-Device Model (C101)  
description/ordering information  
This octal buffer and line driver is designed specifically for low-voltage (3.3-V) V  
capability to provide a TTL interface to a 5-V system environment.  
operation, but with the  
CC  
The SN74LVT240A is organized as two 4-bit buffer/line drivers with separate output-enable (OE) inputs. When  
OE is low, the device passes data from the A inputs to the Y outputs. When OE is high, the outputs are in the  
high-impedance state.  
When V  
is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down.  
CC  
However, to ensure the high-impedance state above 1.5 V, OE should be tied to V  
the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup resistor;  
CC  
This device is fully specified for hot-insertion applications using I and power-up 3-state. The I circuitry  
off  
off  
disables the outputs, preventing damaging current backflow through the device when it is powered down. The  
power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,  
which prevents driver conflict.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
Tube  
SN74LVT240ADW  
SN74LVT240ADWR  
SN74LVT240ANSR  
SN74LVT240ADBR  
SN74LVT240APW  
SN74LVT240APWR  
SN74LVT240ADGVR  
SOIC − DW  
LVT240A  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
SOP − NS  
LVT240A  
LX240A  
SSOP − DB  
−40°C to 85°C  
TSSOP − PW  
TVSOP − DGV  
LX240A  
LX240A  
Tape and reel  
Tape and reel  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines  
are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢙ
ꢓ
ꢎ
ꢕ
ꢐ
ꢏ
ꢆ
ꢖ
ꢎ
ꢁ
ꢕ
ꢉ
ꢆ
ꢉ
ꢚ
ꢛ
ꢜ
ꢝ
ꢞ
ꢟ
ꢠ
ꢡ
ꢚ
ꢝ
ꢛ
ꢚ
ꢢ
ꢣ
ꢤ
ꢞ
ꢞ
ꢥ
ꢛ
ꢡ
ꢠ
ꢢ
ꢝ
ꢜ
ꢦ
ꢤ
ꢧ
ꢨ
ꢚ
ꢣ
ꢠ
ꢡ
ꢚ
ꢝ
ꢛ
ꢩ
ꢠ
ꢡ
ꢥ
ꢋ
Copyright 2004, Texas Instruments Incorporated  
ꢙꢞ ꢝ ꢩꢤꢣ ꢡ ꢢ ꢣ ꢝꢛ ꢜꢝ ꢞ ꢟ ꢡ ꢝ ꢢ ꢦꢥ ꢣ ꢚꢜ ꢚꢣꢠ ꢡꢚ ꢝꢛꢢ ꢦꢥ ꢞ ꢡꢪ ꢥ ꢡꢥ ꢞ ꢟꢢ ꢝꢜ ꢆꢥꢫ ꢠꢢ ꢖꢛꢢ ꢡꢞ ꢤꢟ ꢥꢛꢡ ꢢ  
ꢢ ꢡ ꢠ ꢛꢩ ꢠ ꢞꢩ ꢬ ꢠ ꢞꢞ ꢠ ꢛ ꢡꢭꢋ ꢙꢞ ꢝ ꢩꢤꢣ ꢡꢚꢝꢛ ꢦꢞ ꢝꢣ ꢥꢢ ꢢꢚ ꢛꢮ ꢩꢝꢥ ꢢ ꢛꢝꢡ ꢛꢥ ꢣꢥ ꢢꢢ ꢠꢞ ꢚꢨ ꢭ ꢚꢛꢣ ꢨꢤꢩ ꢥ  
ꢡ ꢥ ꢢ ꢡꢚ ꢛꢮ ꢝꢜ ꢠ ꢨꢨ ꢦꢠ ꢞ ꢠ ꢟ ꢥ ꢡ ꢥ ꢞ ꢢ ꢋ  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...15

中文翻译

下载PDF

SN74LVT240ADGVRG4 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVTH240IPWREP TI

类似代替

 3.3-V ABT OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVT240APWR TI

功能相似

 3.3-V ABT OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVT240APW TI

功能相似

 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

与SN74LVT240ADGVRG4相关器件

型号 品牌 获取价格 描述 数据表
SN74LVT240ADW TI

获取价格

 		3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVT240ADWE4 TI

获取价格

 		3.3-V ABT OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVT240ADWG4 TI

获取价格

 		3.3-V ABT OCTAL SUFFER/DRIBVER WITH 3-STATE OUTPUTS
SN74LVT240ADWR TI

获取价格

 		3.3-V ABT OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVT240ADWRE4 TI

获取价格

 		3.3-V ABT OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVT240ADWRG4 TI

获取价格

 		3.3-V ABT OCTAL SUFFER/DRIBVER WITH 3-STATE OUTPUTS
SN74LVT240ANSR TI

获取价格

 		3.3-V ABT OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVT240ANSRE4 TI

获取价格

 		3.3-V ABT OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVT240ANSRG4 TI

获取价格

 		3.3-V ABT OCTAL SUFFER/DRIBVER WITH 3-STATE OUTPUTS
SN74LVT240APW TI

获取价格

 		3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

与SN74LVT240ADGVRG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证