5秒后页面跳转
SN74LVT240APWR PDF预览

SN74LVT240APWR

更新时间: 2024-11-17 23:06:23
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路光电二极管输出元件PC
页数 文件大小 规格书
13页 307K
描述
3.3-V ABT OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SN74LVT240APWR 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP-20针数:20
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.08Samacsys Confidence:3
Samacsys Status:ReleasedSamacsys PartID:744858
Samacsys Pin Count:20Samacsys Part Category:Integrated Circuit
Samacsys Package Category:Small Outline PackagesSamacsys Footprint Name:pw(r-pdso-g20)
Samacsys Released Date:2020-03-09 10:22:26Is Samacsys:N
控制类型:ENABLE LOW计数方向:UNIDIRECTIONAL
系列:LVTJESD-30 代码:R-PDSO-G20
JESD-609代码:e4长度:6.5 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.064 A湿度敏感等级:1
位数:4功能数量:2
端口数量:2端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:INVERTED
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP20,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TR
峰值回流温度(摄氏度):260电源:3.3 V
最大电源电流(ICC):0.005 mAProp。Delay @ Nom-Sup:4 ns
传播延迟(tpd):4.6 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED翻译:N/A
宽度:4.4 mmBase Number Matches:1

SN74LVT240APWR 数据手册

 浏览型号SN74LVT240APWR的Datasheet PDF文件第2页浏览型号SN74LVT240APWR的Datasheet PDF文件第3页浏览型号SN74LVT240APWR的Datasheet PDF文件第4页浏览型号SN74LVT240APWR的Datasheet PDF文件第5页浏览型号SN74LVT240APWR的Datasheet PDF文件第6页浏览型号SN74LVT240APWR的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇꢃ ꢈꢉ  
ꢊ ꢋꢊ ꢌꢅ ꢉꢍꢆ ꢎ ꢏꢆꢉꢄ ꢍꢐꢑ ꢑ ꢒꢓ ꢔꢕ ꢓꢖ ꢅ ꢒ ꢓ  
ꢗ ꢖꢆ ꢘ ꢊ ꢌꢀꢆꢉꢆ ꢒ ꢎ ꢐꢆ ꢙ ꢐꢆꢀ  
SCBS134K − SEPTEMBER 1992 − REVISED JANUARY 2004  
DB, DGV, DW, NS, OR PW PACKAGE  
(TOP VIEW)  
D
Supports Mixed-Mode Signal Operation  
(5-V Input and Output Voltages With 3.3-V  
V
)
CC  
1OE  
1A1  
2Y4  
1A2  
2Y3  
1A3  
2Y2  
1A4  
2Y1  
GND  
V
CC  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
D
D
D
D
D
Supports Unregulated Battery Operation  
Down To 2.7 V  
2OE  
1Y1  
2A4  
1Y2  
2A3  
1Y3  
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
OLP  
CC  
= 3.3 V, T = 25°C  
A
I
and Power-Up 3-State Support Hot  
off  
Insertion  
13 2A2  
12 1Y4  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
11  
2A1  
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
− 1000-V Charged-Device Model (C101)  
description/ordering information  
This octal buffer and line driver is designed specifically for low-voltage (3.3-V) V  
capability to provide a TTL interface to a 5-V system environment.  
operation, but with the  
CC  
The SN74LVT240A is organized as two 4-bit buffer/line drivers with separate output-enable (OE) inputs. When  
OE is low, the device passes data from the A inputs to the Y outputs. When OE is high, the outputs are in the  
high-impedance state.  
When V  
is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down.  
CC  
However, to ensure the high-impedance state above 1.5 V, OE should be tied to V  
the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup resistor;  
CC  
This device is fully specified for hot-insertion applications using I and power-up 3-state. The I circuitry  
off  
off  
disables the outputs, preventing damaging current backflow through the device when it is powered down. The  
power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,  
which prevents driver conflict.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
Tube  
SN74LVT240ADW  
SN74LVT240ADWR  
SN74LVT240ANSR  
SN74LVT240ADBR  
SN74LVT240APW  
SN74LVT240APWR  
SN74LVT240ADGVR  
SOIC − DW  
LVT240A  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
SOP − NS  
LVT240A  
LX240A  
SSOP − DB  
−40°C to 85°C  
TSSOP − PW  
TVSOP − DGV  
LX240A  
LX240A  
Tape and reel  
Tape and reel  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines  
are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢆꢥ  
Copyright 2004, Texas Instruments Incorporated  
ꢡ ꢥ ꢢ ꢡꢚ ꢛꢮ ꢝꢜ ꢠ ꢨꢨ ꢦꢠ ꢞ ꢠ ꢟ ꢥ ꢡ ꢥ ꢞ ꢢ ꢋ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74LVT240APWR 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVTH240PWRG4 TI

完全替代

3.3-V ABT OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVTH240PWR TI

完全替代

3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74LVTH240PW TI

完全替代

3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

与SN74LVT240APWR相关器件

型号 品牌 获取价格 描述 数据表
SN74LVT240APWRE4 TI

获取价格

3.3-V ABT OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
SN74LVT240APWRG4 TI

获取价格

3.3-V ABT OCTAL SUFFER/DRIBVER WITH 3-STATE OUTPUTS
SN74LVT240DB TI

获取价格

LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20
SN74LVT240DW ROCHESTER

获取价格

LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20
SN74LVT240DWR ROCHESTER

获取价格

LVT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, PDSO20
SN74LVT241DW ROCHESTER

获取价格

LVT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20
SN74LVT241PWLE ROCHESTER

获取价格

LVT SERIES, DUAL 4-BIT DRIVER, TRUE OUTPUT, PDSO20
SN74LVT243D TI

获取价格

LVT SERIES, 4-BIT TRANSCEIVER, TRUE OUTPUT, PDSO14
SN74LVT243DBLE TI

获取价格

LVT SERIES, 4-BIT TRANSCEIVER, TRUE OUTPUT, PDSO14
SN74LVT244 TI

获取价格

3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS