5秒后页面跳转
捷配首页

Datasheet > SN74LVC544ADBR
SN74LVC544ADBR PDF预览

SN74LVC544ADBR

更新时间： 2024-11-06 10:25:27
品牌 Logo 应用领域
德州仪器 - TI 光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
9页 127K
描述
LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDSO24, SSOP-24

阅读下载

中文翻译

获取价格

SN74LVC544ADBR 技术参数

生命周期：Obsolete零件包装代码：SSOP
包装说明：SSOP,针数：24
Reach Compliance Code：unknown风险等级：5.84
其他特性：WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION系列：LVC/LCX/Z
JESD-30 代码：R-PDSO-G24长度：8.2 mm
逻辑集成电路类型：REGISTERED BUS TRANSCEIVER位数：8
功能数量：1端口数量：2
端子数量：24最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：INVERTED封装主体材料：PLASTIC/EPOXY
封装代码：SSOP封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, SHRINK PITCH认证状态：Not Qualified
座面最大高度：2 mm最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：1.65 V标称供电电压 (Vsup)：1.8 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子形式：GULL WING
端子节距：0.65 mm端子位置：DUAL
宽度：5.3 mm

SN74LVC544ADBR 数据手册

 浏览型号SN74LVC544ADBR的Datasheet PDF文件第2页浏览型号SN74LVC544ADBR的Datasheet PDF文件第3页浏览型号SN74LVC544ADBR的Datasheet PDF文件第4页浏览型号SN74LVC544ADBR的Datasheet PDF文件第5页浏览型号SN74LVC544ADBR的Datasheet PDF文件第6页浏览型号SN74LVC544ADBR的Datasheet PDF文件第7页 
SN74LVC544A  
OCTAL REGISTERED TRANSCEIVER  
WITH 3-STATE OUTPUTS  
SCAS346E – MARCH 1994 – REVISED JUNE 1998  
DB, DW, OR PW PACKAGE  
(TOP VIEW)  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
LEBA  
OEBA  
A1  
1
24  
V
CC  
23 CEBA  
= 3.3 V, T = 25°C  
CC  
A
2
Typical V  
> 2 V at V  
(Output V  
Undershoot)  
3
22 B1  
OHV  
OH  
= 3.3 V, T = 25°C  
CC  
A
A2  
4
21 B2  
A3  
A4  
A5  
5
20 B3  
Power Off Disables Outputs, Permitting  
Live Insertion  
6
19  
18  
17  
16  
15  
14  
13  
B4  
B5  
7
Supports Mixed-Mode Signal Operation on  
All Ports (5-V Input/Output Voltage With  
8
A6  
A7  
A8  
B6  
B7  
B8  
LEAB  
OEAB  
9
3.3-V V  
)
CC  
10  
11  
12  
Package Options Include Plastic  
Small-Outline (DW), Shrink Small-Outline  
(DB), and Thin Shrink Small-Outline (PW)  
Packages  
CEAB  
GND  
description  
This octal registered transceiver is designed for 1.65-V to 3.6-V V  
operation.  
CC  
The SN74LVC544A contains two sets of D-type latches for temporary storage of data flowing in either direction.  
Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each  
register to permit independent control in either direction of data flow.  
The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and  
LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB places the A  
latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the  
inverted data present at the output of the A latches. Data flow from B to A is similar to A to B, but requires using  
the CEBA, LEBA, and OEBA.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators  
in a mixed 3.3-V/5-V system environment.  
The SN74LVC544A is characterized for operation from –40°C to 85°C.  
†
FUNCTION TABLE  
INPUTS  
OUTPUT  
B
CEAB  
LEAB  
OEAB  
A
H
L
L
L
L
X
X
H
L
X
H
L
X
X
X
L
Z
Z
‡
B
0
L
H
L
L
L
H
†
‡
A-to-B data flow is shown; B-to-A flow control is the  
same except that it uses CEBA, LEBA, and OEBA.  
Output level before the indicated steady-state input  
conditions were established  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
PRODUCT PREVIEW information concerns products in the formative or  
design phase of development. Characteristic data and other  
specifications are design goals. Texas Instruments reserves the right to  
change or discontinue these products without notice.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...9

中文翻译

下载PDF

与SN74LVC544ADBR相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC544APWLE TI

获取价格

 		LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDSO24, tssop-24
SN74LVC544APWR TI

获取价格

 		LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDSO24, TSSOP-24
SN74LVC573 TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74LVC573A TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74LVC573ADB TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74LVC573ADBLE TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74LVC573ADBR TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74LVC573ADBRE4 TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74LVC573ADBRG4 TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74LVC573ADGVR TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

与SN74LVC544ADBR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证