SN74LV126APW

更新时间： 2024-01-28 19:22:49

品牌	Logo	应用领域
德州仪器 - TI		输出元件
页数	文件大小	规格书
7页	130K
描述
QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

SN74LV126APW 数据手册

SN54LV126A, SN74LV126A

QUADRUPLE BUS BUFFER GATES

WITH 3-STATE OUTPUTS

SCES131C – MARCH 1998 – REVISED JULY 1998

SN54LV126A . . . J OR W PACKAGE

SN74LV126A . . . D, DB, DGV, NS, OR PW PACKAGE

(TOP VIEW)

EPIC (Enhanced-Performance Implanted

CMOS) Process

Typical V

< 0.8 V at V , T = 25°C

(Output Ground Bounce)

OLP

1OE

4OE

Typical V

> 2 V at V , T = 25°C

(Output V

Undershoot)

OHV

2OE

Latch-Up Performance Exceeds 250 mA Per

JESD 17

10 3OE

ESD Protection Exceeds 2000 V Per

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

GND

SN54LV126A . . . FK PACKAGE

(TOP VIEW)

Package Options Include Plastic

Small-Outline (D, NS), Shrink Small-Outline

(DB), Thin Very Small-Outline (DGV), and

Thin Shrink Small-Outline (PW) Packages,

Ceramic Flat (W) Packages, Chip Carriers

(FK), and DIPs (J)

20 19

description

2OE

3OE

These quadruple bus buffer gates are designed

for 2-V to 5.5-V V operation.

9 10 11 12 13

The ’LV126A devices feature independent line

drivers with 3-state outputs. Each output is

disabled when the associated output-enable (OE)

input is low.

NC – No internal connection

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a

pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the

driver.

The SN54LV126A is characterized for operation over the full military temperature range of –55°C to 125°C. The

SN74LV126A is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

(each buffer)

INPUTS

OUTPUT

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION

DATA information current as of publication date. Products conform to

specifications per the terms of Texas Instruments standard warranty.

Production processing does not necessarily include testing of all

parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7

中文翻译

下载PDF

SN74LV126APW 替代型号

型号	品牌	替代类型	描述	数据表
SN74LV126APWR	TI	完全替代	QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
SN74LV126APWRG4	TI	完全替代	QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS

与SN74LV126APW相关器件

型号	品牌	获取价格	描述	数据表
SN74LV126APWE4	TI	获取价格	QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
SN74LV126APWG4	TI	获取价格	QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
SN74LV126APWLE	TI	获取价格	LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, PLASTIC, TSSOP-14
SN74LV126APWR	TI	获取价格	QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
SN74LV126APWRE4	TI	获取价格	QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
SN74LV126APWRG4	TI	获取价格	QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
SN74LV126APWT	TI	获取价格	QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
SN74LV126APWTE4	TI	获取价格	QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
SN74LV126APWTG4	TI	获取价格	QUADRUPLE BUS BUFFER GATES WITH 3 STATE OUTPUTS
SN74LV132	TI	获取价格	QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

与SN74LV126APW相关文章

BSS138LT3G：一款高效能N沟道MOSFET的全面解析
2024-07-04

9
解读EGP10B二极管资料手册：产品特性、参数分析
2024-07-04

9
RT9164AGG手册资料详解：引脚信息、设计指南
2024-07-04

11
2SA1037KPT资料详解：产品特性、电气参数、设计指南
2024-07-04

13

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LV126APW

SN74LV126APW 数据手册

SN74LV126APW 替代型号

与SN74LV126APW相关器件

与SN74LV126APW相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LV126APW

SN74LV126APW 数据手册

SN74LV126APW 替代型号

与SN74LV126APW相关器件

与SN74LV126APW相关文章

您还可以找

您在本页遇到什么问题？