SN74LS323JD

更新时间： 2024-11-07 13:13:51

品牌	Logo	应用领域
摩托罗拉 - MOTOROLA		移位寄存器存储触发器逻辑集成电路光电二极管输出元件
页数	文件大小	规格书
5页	147K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74LS323JD 数据手册

SN54/74LS323

8-BIT SHIFT/STORAGE REGISTER

WITH 3-STATE OUTPUTS

The SN54/74LS323 is an 8-Bit Universal Shift/Storage Register with

3-stateoutputs. ItsfunctionissimilartotheSN54/74LS299withtheexception

of Synchronous Reset. Parallel load inputs and flip-flop outputs are

multiplexed to minimize pin count. Separate inputs and outputs are provided

8-BIT SHIFT/STORAGE REGISTER

WITH 3-STATE OUTPUTS

for flip-flops Q and Q to allow easy cascading.

LOW POWER SCHOTTKY

Four operation modes are possible: hold (store), shift left, shift right, and

parallel load. All modes are activated on the LOW-to-HIGH transition of the

Clock.

• Common I/O for Reduced Pin Count

• Four Operation Modes: Shift Left, Shift Right, Parallel Load and Store

• Separate Continuous Inputs and Outputs from Q and Q Allow Easy

Cascading

J SUFFIX

CERAMIC

CASE 732-03

• Fully Synchronous Reset

• 3-State Outputs for Bus Oriented Applications

• Input Clamp Diodes Limit High-Speed Termination Effects

• ESD > 3500 Volts

N SUFFIX

PLASTIC

CASE 738-03

CONNECTION DIAGRAM DIP (TOP VIEW)

I/O

CP DS

DW SUFFIX

SOIC

CASE 751D-03

NOTE:

The Flatpak version

has the same pinouts

(Connection Diagram) as

the Dual In-Line Package.

ORDERING INFORMATION

SN54LSXXXJ

SN74LSXXXN Plastic

SN74LSXXXDW SOIC

Ceramic

OE OE

I/O I/O

I/O

SR GND

PIN NAMES

LOADING (Note a)

HIGH

LOW

Clock Pulse (active positive going edge) Input

Serial Data Input for Right Shift

Serial Data Input for Left Shift

Parallel Data Input or

Parallel Output (3-State) (Note c)

3-State Output Enable (active LOW) Inputs

Serial Outputs (Note b)

0.5 U.L.

1.0 U.L.

0.25 U.L.

0.5 U.L.

I/O

65 (25) U.L.

15 (7.5) U.L.

OE , OE

0.5 U.L.

10 U.L.

1 U.L.

0.25 U.L.

5 (2.5) U.L.

Q , Q

S , S

Mode Select Inputs

Synchronous Reset (active LOW) Input

0.5 U.L.

0.25 U.L.

NOTES:

a) 1 TTL LOAD = 40 µA HIGH/1.6 mA LOW.

b) The output LOW drive factor is 2.5 U.L for Military (54) and 5 U.L. for Commercial Temperature Ranges.

c) The output LOW drive factor is 7.5 U.L for Military (54) and 15 U.L. for Commercial Temperature Ranges.

The output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial Temperature Ranges.

FAST AND LS TTL DATA

5-1

12 3 4 5

中文翻译

下载PDF

与SN74LS323JD相关器件

型号	品牌	获取价格	描述	数据表
SN74LS323JDS	MOTOROLA	获取价格	暂无描述
SN74LS323JS	MOTOROLA	获取价格	LS SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP2
SN74LS323N	MOTOROLA	获取价格	8-BIT SHIFT/STORAGE REGISTER WITH 3-STATE OUTPUTS
SN74LS323N	TI	获取价格	8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS
SN74LS323N-00	TI	获取价格	LS SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP2
SN74LS323N-10	TI	获取价格	LS SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP2
SN74LS323N3	TI	获取价格	IC,SHIFT REGISTER,LS-TTL,DIP,20PIN,PLASTIC
SN74LS323ND	MOTOROLA	获取价格	Parallel In Parallel Out, LS Series, 8-Bit, Bidirectional, True Output, TTL, PDIP20, 738-0
SN74LS323NDS	MOTOROLA	获取价格	LS SERIES, 8-BIT BIDIRECTIONAL PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP2
SN74LS323NP3	TI	获取价格	IC,SHIFT REGISTER,LS-TTL,DIP,20PIN,PLASTIC

与SN74LS323JD相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

16
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

13
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

37
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

34

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LS323JD

SN74LS323JD 数据手册

与SN74LS323JD相关器件

与SN74LS323JD相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LS323JD

SN74LS323JD 数据手册

与SN74LS323JD相关器件

与SN74LS323JD相关文章

您还可以找

您在本页遇到什么问题？