5秒后页面跳转
SN74LS195N PDF预览

SN74LS195N

更新时间: 2024-11-11 23:06:19
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 移位寄存器光电二极管
页数 文件大小 规格书
6页 223K
描述
UNIVERSAL 4-BIT SHIFT REGISTER

SN74LS195N 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP16,.3Reach Compliance Code:unknown
风险等级:5.85JESD-30 代码:R-PDIP-T16
JESD-609代码:e0位数:4
功能数量:1端子数量:16
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE电源:5 V
认证状态:Not Qualified子类别:Shift Registers
标称供电电压 (Vsup):5 V表面贴装:NO
技术:TTL温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
Base Number Matches:1

SN74LS195N 数据手册

 浏览型号SN74LS195N的Datasheet PDF文件第2页浏览型号SN74LS195N的Datasheet PDF文件第3页浏览型号SN74LS195N的Datasheet PDF文件第4页浏览型号SN74LS195N的Datasheet PDF文件第5页浏览型号SN74LS195N的Datasheet PDF文件第6页 
SN54/74LS195A  
UNIVERSAL 4-BIT  
SHIFT REGISTER  
The SN54/74LS195A is a high speed 4-Bit Shift Register offering typical  
shift frequencies of 39 MHz. It is useful for a wide variety of register and  
counting applications. It utilizes the Schottky diode clamped process to  
achieve high speeds and is fully compatible with all Motorola TTL products.  
UNIVERSAL 4-BIT  
SHIFT REGISTER  
Typical Shift Right Frequency of 39 MHz  
Asynchronous Master Reset  
LOW POWER SCHOTTKY  
J, K Inputs to First Stage  
Fully Synchronous Serial or Parallel Data Transfers  
Input Clamp Diodes Limit High Speed Termination Effects  
J SUFFIX  
CERAMIC  
CASE 620-09  
CONNECTION DIAGRAM DIP (TOP VIEW)  
16  
1
NOTE:  
N SUFFIX  
PLASTIC  
CASE 648-08  
The Flatpak version  
has the same pinouts  
(Connection Diagram) as  
the Dual In-Line Package.  
16  
1
D SUFFIX  
SOIC  
CASE 751B-03  
16  
1
PIN NAMES  
LOADING (Note a)  
HIGH  
LOW  
ORDERING INFORMATION  
PE  
Parallel Enable (Active LOW) Input  
Parallel Data Inputs  
0.5 U.L.  
0.5 U.L.  
0.5 U.L.  
0.5 U.L.  
0.5 U.L.  
0.5 U.L.  
0.25 U.L.  
0.25 U.L.  
0.25 U.L.  
0.25 U.L.  
0.25 U.L.  
0.25 U.L.  
P
0
J
– P  
3
SN54LSXXXJ  
Ceramic  
First Stage J (Active HIGH) Input  
First Stage K (Active LOW) Input  
Clock (Active HIGH Going Edge) Input  
Master Reset (Active LOW) Input  
Parallel Outputs (Note b)  
SN74LSXXXN Plastic  
SN74LSXXXD SOIC  
K
CP  
MR  
Q
Q
– Q  
10 U.L. 5 (2.5) U.L.  
10 U.L. 5 (2.5) U.L.  
0
3
3
LOGIC SYMBOL  
Complementary Last Stage Output (Note b)  
NOTES:  
a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.  
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)  
b. Temperature Ranges.  
FAST AND LS TTL DATA  
5-366  

与SN74LS195N相关器件

型号 品牌 获取价格 描述 数据表
SN74LS195N-00 TI

获取价格

LS SERIES, 4-BIT RIGHT PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16
SN74LS195N-10 TI

获取价格

LS SERIES, 4-BIT RIGHT PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16
SN74LS196 TI

获取价格

50/30/100-MHz [RESETTABLE DECADE OR BINARY COUNTERS/LATCHES
SN74LS196 MOTOROLA

获取价格

4-STAGE PRESETTABLE RIPPLE COUNTERS
SN74LS196D MOTOROLA

获取价格

4-STAGE PRESETTABLE RIPPLE COUNTERS
SN74LS196D TI

获取价格

50/30/100-MHz [RESETTABLE DECADE OR BINARY COUNTERS/LATCHES
SN74LS196D3 TI

获取价格

SN74LS196D3
SN74LS196DR TI

获取价格

50/30/100-MHz [RESETTABLE DECADE OR BINARY COUNTERS/LATCHES
SN74LS196FN TI

获取价格

LS SERIES, ASYN NEGATIVE EDGE TRIGGERED 3-BIT UP DECADE COUNTER, PQCC20
SN74LS196FN3 TI

获取价格

暂无描述