5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 触发器/锁存器> SN74HC74PW
SN74HC74PW PDF预览

SN74HC74PW

更新时间： 2024-11-22 23:03:15
品牌 Logo 应用领域
德州仪器 - TI 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
16页 530K
描述
DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

阅读下载

中文翻译

获取价格

SN74HC74PW 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：TSSOP
包装说明：TSSOP, TSSOP14,.25针数：14
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01Factory Lead Time：1 week
风险等级：0.68系列：HC/UH
JESD-30 代码：R-PDSO-G14JESD-609代码：e4
长度：5 mm负载电容（CL）：50 pF
逻辑集成电路类型：D FLIP-FLOP最大频率@ Nom-Sup：25000000 Hz
最大I（ol）：0.0052 A湿度敏感等级：1
位数：1功能数量：2
端子数量：14最高工作温度：85 °C
最低工作温度：-40 °C输出极性：COMPLEMENTARY
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP14,.25封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法：TUBE
峰值回流温度（摄氏度）：260电源：2/6 V
最大电源电流（ICC）：0.04 mA传播延迟（tpd）：220 ns
认证状态：Not Qualified座面最大高度：1.2 mm
子类别：FF/Latches最大供电电压 (Vsup)：6 V
最小供电电压 (Vsup)：2 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.65 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
触发器类型：POSITIVE EDGE宽度：4.4 mm
最小 fmax：29 MHzBase Number Matches：1

SN74HC74PW 数据手册

 浏览型号SN74HC74PW的Datasheet PDF文件第2页浏览型号SN74HC74PW的Datasheet PDF文件第3页浏览型号SN74HC74PW的Datasheet PDF文件第4页浏览型号SN74HC74PW的Datasheet PDF文件第5页浏览型号SN74HC74PW的Datasheet PDF文件第6页浏览型号SN74HC74PW的Datasheet PDF文件第7页 
SN54HC74, SN74HC74  
DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS  
WITH CLEAR AND PRESET  
SCLS094D – DECEMBER 1982 – REVISED JULY 2003  
SN54HC74 . . . J OR W PACKAGE  
SN74HC74 . . . D, DB, N, NS, OR PW PACKAGE  
(TOP VIEW)  
Wide Operating Voltage Range of 2 V to 6 V  
Outputs Can Drive Up To 10 LSTTL Loads  
Low Power Consumption, 40-µA Max I  
CC  
1CLR  
1D  
V
CC  
2CLR  
1
2
3
4
5
6
7
14  
13  
Typical t = 15 ns  
pd  
±4-mA Output Drive at 5 V  
1CLK  
1PRE  
1Q  
12 2D  
Low Input Current of 1 µA Max  
11  
10  
9
2CLK  
2PRE  
2Q  
description/ordering information  
1Q  
8
The ’HC74 devices contain two independent  
D-type positive-edge-triggered flip-flops. A low  
levelatthepreset(PRE)orclear(CLR)inputssets  
or resets the outputs, regardless of the levels of  
the other inputs. When PRE and CLR are inactive  
(high), data at the data (D) input meeting the setup  
time requirements are transferred to the outputs  
on the positive-going edge of the clock (CLK)  
pulse. Clock triggering occurs at a voltage level  
and is not directly related to the rise time of CLK.  
Following the hold-time interval, data at the  
D input can be changed without affecting the  
levels at the outputs.  
GND  
2Q  
SN54HC74 . . . FK PACKAGE  
(TOP VIEW)  
3
2
1
20 19  
18  
2D  
1CLK  
NC  
4
5
6
7
8
NC  
17  
16  
2CLK  
1PRE  
NC  
15 NC  
14  
2PRE  
1Q  
9 10 11 12 13  
NC – No internal connection  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
PDIP – N  
SOIC – D  
Tube of 25  
Tube of 50  
Reel of 2500  
Reel of 250  
Reel of 2000  
Reel of 2000  
Tube of 90  
Reel of 2000  
Reel of 250  
Tube of 25  
Tube of 150  
Tube of 55  
SN74HC74N  
SN74HC74N  
SN74HC74D  
SN74HC74DR  
SN74HC74DT  
SN74HC74NSR  
SN74HC74DBR  
SN74HC74PW  
SN74HC74PWR  
SN74HC74PWT  
SNJ54HC74J  
HC74  
–40°C to 85°C  
SOP – NS  
HC74  
HC74  
SSOP – DB  
TSSOP – PW  
HC74  
CDIP – J  
CFP – W  
LCCC – FK  
SNJ54HC74J  
SNJ54HC74W  
SNJ54HC74FK  
–55°C to 125°C  
SNJ54HC74W  
SNJ54HC74FK  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...16

中文翻译

下载PDF

SN74HC74PW 替代型号

型号 品牌 替代类型 描述 数据表
SN74HC74PWG4 TI

完全替代

 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74HC74PWT TI

完全替代

 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74HC74PWR TI

完全替代

 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

与SN74HC74PW相关器件

型号 品牌 获取价格 描述 数据表
SN74HC74PWE4 TI

获取价格

 		DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74HC74PWG4 TI

获取价格

 		DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74HC74PWLE TI

获取价格

 		DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74HC74PWR TI

获取价格

 		DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74HC74PWRE4 TI

获取价格

 		DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74HC74PWRG4 TI

获取价格

 		DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74HC74PWT TI

获取价格

 		DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74HC74PWTE4 TI

获取价格

 		DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74HC74PWTG4 TI

获取价格

 		DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74HC74-Q1 TI

获取价格

 		DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND

与SN74HC74PW相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证