5秒后页面跳转
捷配首页

Datasheet > SN74HC623N-10
SN74HC623N-10 PDF预览

SN74HC623N-10

更新时间： 2024-11-20 14:44:51
品牌 Logo 应用领域
德州仪器 - TI 光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
14页 681K
描述
HC/UH SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDIP20

阅读下载

中文翻译

获取价格

SN74HC623N-10 技术参数

生命周期：Obsolete包装说明：DIP,
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.45其他特性：WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION
系列：HC/UHJESD-30 代码：R-PDIP-T20
长度：24.325 mm负载电容（CL）：150 pF
逻辑集成电路类型：BUS TRANSCEIVER位数：8
功能数量：1端口数量：2
端子数量：20最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：DIP封装形状：RECTANGULAR
封装形式：IN-LINE传播延迟（tpd）：34 ns
认证状态：Not Qualified座面最大高度：5.08 mm
最大供电电压 (Vsup)：6 V最小供电电压 (Vsup)：2 V
标称供电电压 (Vsup)：5 V表面贴装：NO
技术：CMOS温度等级：INDUSTRIAL
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL宽度：7.62 mm
Base Number Matches：1

SN74HC623N-10 数据手册

 浏览型号SN74HC623N-10的Datasheet PDF文件第2页浏览型号SN74HC623N-10的Datasheet PDF文件第3页浏览型号SN74HC623N-10的Datasheet PDF文件第4页浏览型号SN74HC623N-10的Datasheet PDF文件第5页浏览型号SN74HC623N-10的Datasheet PDF文件第6页浏览型号SN74HC623N-10的Datasheet PDF文件第7页 
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢀ
ꢁ
ꢊ
ꢋ ꢅꢌꢍꢎ ꢏꢐꢀ ꢌ ꢑꢍꢁꢀꢅ ꢒ ꢓꢔ ꢒ ꢑ  
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢀ
ꢀ
ꢕ ꢓꢌ ꢄ ꢈ ꢖꢀꢌꢍꢌ ꢒ ꢋ ꢐꢌ ꢗ ꢐꢌ  
SCLS149C – DECEMBER 1982 – REVISED DECEMBER 2002  
SN54HC623 . . . J OR W PACKAGE  
SN74HC623 . . . DW, N, OR NS PACKAGE  
(TOP VIEW)  
D
D
Wide Operating Voltage Range of 2 V to 6 V  
High-Current 3-State Outputs Can Drive Up  
To 15 LSTTL Loads  
D
D
D
D
D
D
Low Power Consumption, 80-µA Max I  
OEAB  
A1  
V
CC  
OEBA  
CC  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
Typical t = 8 ns  
pd  
A2  
A3  
A4  
A5  
A6  
A7  
A8  
GND  
B1  
B2  
B3  
B4  
±6-mA Output Drive at 5 V  
Low Input Current of 1 µA Max  
Lock Bus-Latch Capability  
True Logic  
B5  
13 B6  
12 B7  
description/ordering information  
11  
B8  
These octal bus transceivers are designed for  
asynchronous two-way communication between  
data buses. The control-function implementation  
allows for maximum flexibility in timing.  
SN54HC623 . . . FK PACKAGE  
(TOP VIEW)  
The ’HC623 devices allow data transmission from  
the A bus to the B bus or from the B bus to the A  
bus, depending upon the logic levels at the  
output-enable (OEAB and OEBA) inputs.  
3
2
1
20 19  
18  
B1  
B2  
B3  
A3  
A4  
A5  
A6  
A7  
4
5
6
7
8
17  
16  
OEAB and OEBA disable the device so that the  
buses are effectively isolated. The dual-enable  
configuration gives the transceivers the capability  
to store data by simultaneously enabling OEAB  
and OEBA. Each output reinforces its input in this  
transceiver configuration. When both OEAB and  
OEBA are enabled and all other data sources to  
the two sets of bus lines are in the high-impedance  
state, both sets of bus lines (16 total) remain at  
their last states. The 8-bit codes appearing on the  
two sets of buses are identical.  
15 B4  
14  
B5  
9 10 11 12 13  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
PDIP – N  
Tube  
SN74HC623N  
SN74HC623N  
Tube  
SN74HC623DW  
SN74HC623DWR  
SN74HC623NSR  
SNJ54HC623J  
SNJ54HC623W  
SNJ54HC623FK  
–40°C to 85°C  
SOIC – DW  
HC623  
Tape and reel  
Tape and reel  
Tube  
SOP – NS  
CDIP – J  
HC623  
SNJ54HC623J  
SNJ54HC623W  
SNJ54HC623FK  
–55°C to 125°C  
CFP – W  
LCCC – FK  
Tube  
Tube  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2002, Texas Instruments Incorporated  
ꢐ ꢁ ꢎꢒꢀꢀ ꢋ ꢌꢄ ꢒꢑꢕ ꢓꢀ ꢒ ꢁ ꢋꢌꢒꢘ ꢙꢚ ꢛꢜ ꢝꢞꢟ ꢠꢡꢢ ꢣꢙ ꢟꢞ ꢣꢙꢤ ꢛꢣꢜ ꢗꢑ ꢋ ꢘ ꢐ ꢅꢌ ꢓꢋ ꢁ  
ꢙ
ꢘ
ꢍ
ꢌ
ꢍ
ꢛ
ꢣ
ꢥ
ꢞ
ꢦ
ꢡ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢟ
ꢠ
ꢦ
ꢦ
ꢢ
ꢣ
ꢙ
ꢤ
ꢜ
ꢞ
ꢥ
ꢧ
ꢠ
ꢨ
ꢩ
ꢛ
ꢟ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢝ
ꢤ
ꢢ
ꢪ
ꢗ
ꢦ
ꢞ
ꢝ
ꢠ
ꢟ
ꢙ
ꢜ
ꢟ
ꢞ
ꢣ
ꢥ
ꢞ
ꢦ
ꢡ
ꢙ
ꢞ
ꢜ
ꢧ
ꢢ
ꢟ
ꢛ
ꢥ
ꢛ
ꢟ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢜ
ꢧ
ꢢ
ꢦ
ꢙ
ꢚ
ꢢ
ꢙ
ꢢ
ꢦ
ꢡ
ꢜ
ꢞ
ꢥ
ꢌ
ꢢ
ꢫ
ꢤ
ꢜ
ꢓ
ꢣ
ꢜ
ꢙ
ꢦ
ꢠ
ꢡ
ꢢ
ꢣ
ꢙ
ꢜ
ꢜ
ꢙ
ꢤ
ꢣ
ꢝ
ꢤ
ꢦ
ꢝ
ꢬ
ꢤ
ꢦ
ꢦ
ꢤ
ꢣ
ꢙ
ꢭ
ꢪ
ꢗ
ꢦ
ꢞ
ꢝ
ꢠ
ꢟ
ꢙ
ꢛ
ꢞ
ꢣ
ꢧꢤ ꢦ ꢤ ꢡ ꢢ ꢙ ꢢ ꢦ ꢜ ꢪ  
ꢧ
ꢦ
ꢞ
ꢟ
ꢢ
ꢜ
ꢜ
ꢛ
ꢣ
ꢮ
ꢝ
ꢞ
ꢢ
ꢜ
ꢣ
ꢞ
ꢙ
ꢣ
ꢢ
ꢟ
ꢢ
ꢜ
ꢜ
ꢤ
ꢦ
ꢛ
ꢩ
ꢭ
ꢛ
ꢣ
ꢟ
ꢩ
ꢠ
ꢝ
ꢢ
ꢙ
ꢢ
ꢜ
ꢙ
ꢛ
ꢣ
ꢮ
ꢞ
ꢥ
ꢤ
ꢩ
ꢩ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...14

中文翻译

下载PDF

与SN74HC623N-10相关器件

型号 品牌 获取价格 描述 数据表
SN74HC623NE4 TI

获取价格

 		HC/UH SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDIP20, ROHS COMPLIANT, PLASTIC, MS-001AD, D
SN74HC623NP3 TI

获取价格

 		IC,BUS TRANSCEIVER,SINGLE,8-BIT,HC-CMOS,DIP,20PIN,PLASTIC
SN74HC623NSR TI

获取价格

 		OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74HC623NSRE4 TI

获取价格

 		HC/UH SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO20, GREEN, PLASTIC, SOP-20
SN74HC623NSRG4 TI

获取价格

 		HC/UH SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO20, GREEN, PLASTIC, SOP-20
SN74HC630J TI

获取价格

 		IC,ERROR DETECTION & CORRECTION (EDAC),HC-CMOS,DIP,28PIN,CERAMIC
SN74HC630J4 TI

获取价格

 		IC,ERROR DETECTION & CORRECTION (EDAC),HC-CMOS,DIP,28PIN,CERAMIC
SN74HC630JP4 TI

获取价格

 		IC,ERROR DETECTION & CORRECTION (EDAC),HC-CMOS,DIP,28PIN,CERAMIC
SN74HC630N TI

获取价格

 		IC,ERROR DETECTION & CORRECTION (EDAC),HC-CMOS,DIP,28PIN,PLASTIC
SN74HC630N1 TI

获取价格

 		IC,ERROR DETECTION & CORRECTION (EDAC),HC-CMOS,DIP,28PIN,PLASTIC

与SN74HC623N-10相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证