ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢀ
ꢁ
ꢊ
ꢋ ꢅꢌꢍꢎ ꢏꢐꢀ ꢌ ꢑꢍꢁꢀꢅ ꢒ ꢓꢔ ꢒ ꢑ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢀ
ꢀ
ꢕ
ꢓ
ꢌ
ꢄ
ꢈ
ꢖ
ꢀ
ꢌ
ꢍ
ꢌ
ꢒ
ꢋ
ꢐ
ꢌ
ꢗ
ꢐ
ꢌ
SCLS149C – DECEMBER 1982 – REVISED DECEMBER 2002
SN54HC623 . . . J OR W PACKAGE
SN74HC623 . . . DW, N, OR NS PACKAGE
(TOP VIEW)
D
D
Wide Operating Voltage Range of 2 V to 6 V
High-Current 3-State Outputs Can Drive Up
To 15 LSTTL Loads
D
D
D
D
D
D
Low Power Consumption, 80-µA Max I
OEAB
A1
V
CC
OEBA
CC
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
Typical t = 8 ns
pd
A2
A3
A4
A5
A6
A7
A8
GND
B1
B2
B3
B4
±6-mA Output Drive at 5 V
Low Input Current of 1 µA Max
Lock Bus-Latch Capability
True Logic
B5
13 B6
12 B7
description/ordering information
11
B8
These octal bus transceivers are designed for
asynchronous two-way communication between
data buses. The control-function implementation
allows for maximum flexibility in timing.
SN54HC623 . . . FK PACKAGE
(TOP VIEW)
The ’HC623 devices allow data transmission from
the A bus to the B bus or from the B bus to the A
bus, depending upon the logic levels at the
output-enable (OEAB and OEBA) inputs.
3
2
1
20 19
18
B1
B2
B3
A3
A4
A5
A6
A7
4
5
6
7
8
17
16
OEAB and OEBA disable the device so that the
buses are effectively isolated. The dual-enable
configuration gives the transceivers the capability
to store data by simultaneously enabling OEAB
and OEBA. Each output reinforces its input in this
transceiver configuration. When both OEAB and
OEBA are enabled and all other data sources to
the two sets of bus lines are in the high-impedance
state, both sets of bus lines (16 total) remain at
their last states. The 8-bit codes appearing on the
two sets of buses are identical.
15 B4
14
B5
9 10 11 12 13
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
PDIP – N
Tube
SN74HC623N
SN74HC623N
Tube
SN74HC623DW
SN74HC623DWR
SN74HC623NSR
SNJ54HC623J
SNJ54HC623W
SNJ54HC623FK
–40°C to 85°C
SOIC – DW
HC623
Tape and reel
Tape and reel
Tube
SOP – NS
CDIP – J
HC623
SNJ54HC623J
SNJ54HC623W
SNJ54HC623FK
–55°C to 125°C
CFP – W
LCCC – FK
Tube
Tube
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2002, Texas Instruments Incorporated
ꢐ ꢁ ꢎꢒꢀꢀ ꢋ ꢌꢄ ꢒꢑꢕ ꢓꢀ ꢒ ꢁ ꢋꢌꢒꢘ ꢙꢚ ꢛꢜ ꢝꢞꢟ ꢠꢡꢢ ꢣꢙ ꢟꢞ ꢣꢙꢤ ꢛꢣꢜ ꢗꢑ ꢋ ꢘ ꢐ ꢅꢌ ꢓꢋ ꢁ
ꢙ
ꢘ
ꢍ
ꢌ
ꢍ
ꢛ
ꢣ
ꢥ
ꢞ
ꢦ
ꢡ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢟ
ꢠ
ꢦ
ꢦ
ꢢ
ꢣ
ꢙ
ꢤ
ꢜ
ꢞ
ꢥ
ꢧ
ꢠ
ꢨ
ꢩ
ꢛ
ꢟ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢝ
ꢤ
ꢢ
ꢪ
ꢗ
ꢦ
ꢞ
ꢝ
ꢠ
ꢟ
ꢙ
ꢜ
ꢟ
ꢞ
ꢣ
ꢥ
ꢞ
ꢦ
ꢡ
ꢙ
ꢞ
ꢜ
ꢧ
ꢢ
ꢟ
ꢛ
ꢥ
ꢛ
ꢟ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢜ
ꢧ
ꢢ
ꢦ
ꢙ
ꢚ
ꢢ
ꢙ
ꢢ
ꢦ
ꢡ
ꢜ
ꢞ
ꢥ
ꢌ
ꢢ
ꢫ
ꢤ
ꢜ
ꢓ
ꢣ
ꢜ
ꢙ
ꢦ
ꢠ
ꢡ
ꢢ
ꢣ
ꢙ
ꢜ
ꢜ
ꢙ
ꢤ
ꢣ
ꢝ
ꢤ
ꢦ
ꢝ
ꢬ
ꢤ
ꢦ
ꢦ
ꢤ
ꢣ
ꢙ
ꢭ
ꢪ
ꢗ
ꢦ
ꢞ
ꢝ
ꢠ
ꢟ
ꢙ
ꢛ
ꢞ
ꢣ
ꢧꢤ ꢦ ꢤ ꢡ ꢢ ꢙ ꢢ ꢦ ꢜ ꢪ
ꢧ
ꢦ
ꢞ
ꢟ
ꢢ
ꢜ
ꢜ
ꢛ
ꢣ
ꢮ
ꢝ
ꢞ
ꢢ
ꢜ
ꢣ
ꢞ
ꢙ
ꢣ
ꢢ
ꢟ
ꢢ
ꢜ
ꢜ
ꢤ
ꢦ
ꢛ
ꢩ
ꢭ
ꢛ
ꢣ
ꢟ
ꢩ
ꢠ
ꢝ
ꢢ
ꢙ
ꢢ
ꢜ
ꢙ
ꢛ
ꢣ
ꢮ
ꢞ
ꢥ
ꢤ
ꢩ
ꢩ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265