5秒后页面跳转
捷配首页

Datasheet > SN74HC138N-00
SN74HC138N-00 PDF预览

SN74HC138N-00

更新时间： 2024-11-02 21:18:11
品牌 Logo 应用领域
德州仪器 - TI 驱动输入元件光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
22页 1174K
描述
HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDIP16

阅读下载

中文翻译

获取价格

SN74HC138N-00 技术参数

生命周期：Obsolete包装说明：DIP,
Reach Compliance Code：unknownECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.49
其他特性：3 ENABLE INPUTS系列：HC/UH
JESD-30 代码：R-PDIP-T16长度：19.305 mm
负载电容（CL）：50 pF逻辑集成电路类型：OTHER DECODER/DRIVER
功能数量：1端子数量：16
最高工作温度：85 °C最低工作温度：-40 °C
输出极性：INVERTED封装主体材料：PLASTIC/EPOXY
封装代码：DIP封装形状：RECTANGULAR
封装形式：IN-LINE传播延迟（tpd）：45 ns
认证状态：Not Qualified座面最大高度：5.08 mm
最大供电电压 (Vsup)：6 V最小供电电压 (Vsup)：2 V
标称供电电压 (Vsup)：5 V表面贴装：NO
技术：CMOS温度等级：INDUSTRIAL
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL宽度：7.62 mm
Base Number Matches：1

SN74HC138N-00 数据手册

 浏览型号SN74HC138N-00的Datasheet PDF文件第2页浏览型号SN74HC138N-00的Datasheet PDF文件第3页浏览型号SN74HC138N-00的Datasheet PDF文件第4页浏览型号SN74HC138N-00的Datasheet PDF文件第5页浏览型号SN74HC138N-00的Datasheet PDF文件第6页浏览型号SN74HC138N-00的Datasheet PDF文件第7页 
SN54HC138, SN74HC138  
3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS  
SCLS107E − DECEMBER 1982 − REVISED SEPTEMBER 2003  
SN54HC138 . . . J OR W PACKAGE  
SN74HC138 . . . D, DB, N, NS, OR PW PACKAGE  
(TOP VIEW)  
D
Targeted Specifically for High-Speed  
Memory Decoders and Data-Transmission  
Systems  
D
D
D
D
D
D
D
Wide Operating Voltage Range of 2 V to 6 V  
Outputs Can Drive Up To 10 LSTTL Loads  
A
B
C
VCC  
Y0  
Y1  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
Low Power Consumption, 80-μA Max I  
CC  
G2A  
G2B  
G1  
Y7  
GND  
Y2  
Typical t = 15 ns  
pd  
12 Y3  
4-mA Output Drive at 5 V  
11  
10  
9
Y4  
Y5  
Y6  
Low Input Current of 1 μA Max  
Incorporate Three Enable Inputs to Simplify  
Cascading and/or Data Reception  
SN54HC138 . . . FK PACKAGE  
(TOP VIEW)  
description/ordering information  
The ’HC138 devices are designed to be used in  
high-performance memory-decoding or data-  
routing applications requiring very short  
propagation delay times. In high-performance  
memory systems, these decoders can be used to  
minimize the effects of system decoding. When  
employed with high-speed memories utilizing a  
fast enable circuit, the delay times of these  
decoders and the enable time of the memory are  
usually less than the typical access time of the  
memory. This means that the effective system  
delay introduced by the decoders is negligible.  
3
2
1
20 19  
18  
Y1  
Y2  
NC  
C
G2A  
NC  
G2B  
G1  
4
5
6
7
8
17  
16  
15 Y3  
14  
9 10 11 12 13  
Y4  
NC − No internal connection  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
T
A
PACKAGE  
PDIP − N  
SOIC − D  
Tube of 25  
Tube of 40  
Reel of 2500  
Reel of 250  
Reel of 2000  
Reel of 2000  
Tube of 90  
Reel of 2000  
Reel of 250  
Tube of 25  
Tube of 150  
Tube of 55  
SN74HC138N  
SN74HC138N  
SN74HC138D  
SN74HC138DR  
SN74HC138DT  
SN74HC138NSR  
SN74HC138DBR  
SN74HC138PW  
SN74HC138PWR  
SN74HC138PWT  
SNJ54HC138J  
HC138  
SOP − NS  
HC138  
HC138  
−40°C to 85°C  
SSOP − DB  
TSSOP − PW  
HC138  
CDIP − J  
CFP − W  
LCCC − FK  
SNJ54HC138J  
SNJ54HC138W  
SNJ54HC138FK  
SNJ54HC138W  
SNJ54HC138FK  
−55°C to 125°C  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright © 2003, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...22

中文翻译

下载PDF

与SN74HC138N-00相关器件

型号 品牌 获取价格 描述 数据表
SN74HC138N1 TI

获取价格

 		IC,DECODER/DEMUX,3-TO-8-LINE,HC-CMOS,DIP,16PIN,PLASTIC
SN74HC138N-10 TI

获取价格

 		HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDIP16
SN74HC138N3 TI

获取价格

 		3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SN74HC138NE4 TI

获取价格

 		3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SN74HC138NSR TI

获取价格

 		3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SN74HC138NSRG4 TI

获取价格

 		3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SN74HC138PW TI

获取价格

 		3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SN74HC138PWE4 TI

获取价格

 		3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SN74HC138PWG4 TI

获取价格

 		3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SN74HC138PWLE TI

获取价格

 		3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

与SN74HC138N-00相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证