SN74AUCH16245
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS
SCES400C – JULY 2002 – REVISED DECEMBER 2002
DGG OR DGV PACKAGE
(TOP VIEW)
D
D
Member of the Texas Instruments
Widebus Family
Optimized for 1.8-V Operation and is 3.6-V
I/O Tolerant to Support Mixed-Mode Signal
Operation
1
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
1DIR
1B1
1B2
GND
1B3
1B4
1OE
1A1
1A2
GND
1A3
1A4
2
3
D
I
Supports Partial-Power-Down Mode
off
4
Operation
5
D
D
D
D
D
Sub 1-V Operable
6
7
Max t of 2 ns at 1.8 V
pd
Low Power Consumption, 20-µA Max I
±8-mA Output Drive at 1.8 V
V
V
CC
CC
8
1B5
1B6
GND
1B7
1B8
2B1
2B2
GND
2B3
2B4
1A5
1A6
GND
1A7
1A8
2A1
2A2
GND
2A3
2A4
CC
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
description/ordering information
This 16-bit (dual-octal) noninverting bus
transceiver is operational at 0.8-V to 2.7-V V
,
CC
V
V
but is designed specifically for 1.65-V to 1.95-V
operation.
CC
CC
V
2B5
2B6
GND
2B7
2B8
2A5
2A6
GND
2A7
2A8
2OE
CC
The SN74AUCH16245 is designed for
asynchronous communication between data
buses. The control-function implementation
minimizes external timing requirements.
2DIR
This device can be used as two 8-bit transceivers
or one 16-bit transceiver. It allows data
transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the
direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses
are effectively isolated.
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup
CC
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
Activebus-holdcircuitryholdsunusedorundriveninputsatavalidlogicstate. Useofpulluporpulldownresistors
with the bus-hold circuitry is not recommended.
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,
off
off
preventing damaging current backflow through the device when it is powered down.
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
T
PACKAGE
TSSOP – DGG
A
Tape and reel
Tape and reel
Tape and reel
SN74AUCH16245DGGR
SN74AUCH16245DGVR
SN74AUCH16245GQLR
–40°C to 85°C TVSOP – DGV
VFBGA – GQL
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Widebus is a trademark of Texas Instruments.
Copyright 2002, Texas Instruments Incorporated
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
3–37
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265