ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈ ꢉꢉ
ꢊ ꢋꢌꢍꢆꢋ ꢌ ꢎꢏ ꢀꢐ ꢁꢈ ꢊ ꢎ ꢑ ꢍꢐꢁ ꢆꢅꢒ ꢆꢋ ꢀꢐ ꢒ ꢐꢓꢎ ꢍꢁꢄꢁ ꢔ ꢈ ꢄꢒꢎ
SCES604A – SEPTEMBER 2004 – REVISED APRIL 2005
D
D
D
Available in the Texas Instruments
NanoStar and NanoFree Packages
Low Static-Power Consumption;
D
D
D
D
D
D
Wide Operating V
Range of 0.8 V to 3.6 V
CC
Optimized for 3.3-V Operation
3.6-V I/O Tolerant to Support Mixed-Mode
Signal Operation
I
= 0.9-µA Max
CC
Low Dynamic-Power Consumption;
= 4 pF Typical at 3.3 V
t
= 4.8 ns Max at 3.3 V
pd
C
pd
Suitable for Point-to-Point Applications
D
Low Input Capacitance; C = 1.5 pF Typical
i
Low Noise − Overshoot and Undershoot
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
D
<10% of V
CC
D
ESD Performance Tested Per JESD 22
− 2000-V Human-Body Model
(A114-B, Class II)
− 200-V Machine Model (A115-A)
− 1000-V Charged-Device Model (C101)
D
D
I
Supports Partial-Power-Down Mode
off
Operation
Input Hysteresis Allows Slow Input
Transition and Better Switching Noise
Immunity at the Input
D
ESD Protection Exceeds 5000-V With
Human-Body Model
(V
= 250 mV Typical at 3.3 V)
hys
DBV, DCK, OR DRL PACKAGE
(TOP VIEW)
YEP OR YZP PACKAGE
(BOTTOM VIEW)
3 4
2
GND
B
Y
V
1
2
3
5
4
A
B
GND
V
Y
CC
1 5
A
CC
description/ordering information
The AUP family is TI’s premier solution to the industry’s low-power needs in battery-powered portable
applications. This family ensures a very low static and dynamic power consumption across the entire V range
CC
of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity (see
Figures 1 and 2).
Switching Characteristics
Static-Power Consumption
Dynamic-Power Consumption
(pF)
100%
†
at 25 MHz
(µA)
3.5
3
100%
80%
60%
80%
2.5
2
Input
Output
60%
40%
3.3-V
3.3-V
LVC †
Logic
1.5
1
†
Logic
40%
0.5
0
20%
0%
20%
0%
AUP
AUP
AUP
−0.5
10
15 20
Time − ns
0
5
25
35 40 45
30
†
Single, dual, and triple gates.
†
AUP1G08 data at C = 15 pF.
L
Figure 2. Excellent Signal Integrity
Figure 1. AUP−The Lowest-Power Family
This single 2-input positive-NAND gate performs the Boolean function Y = A • B or Y = A + B in positive logic.
NanoStar and NanoFree package technology is a major breakthrough in IC packaging concepts, using the
die as the package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
NanoStar and NanoFree are trademarks of Texas Instruments.
ꢆ
ꢆ
ꢏ
ꢋ
ꢥ
ꢔ
ꢠ
ꢅ
ꢕ
ꢞ
ꢒ
ꢟ
ꢐ
ꢙ
ꢋ
ꢗ
ꢁ
ꢘ
ꢔ
ꢄ
ꢒ
ꢄ
ꢖ
ꢗ
ꢡ
ꢘ
ꢙ
ꢟ
ꢚ
ꢛ
ꢜ
ꢜ
ꢝ
ꢝ
ꢖ
ꢖ
ꢙ
ꢙ
ꢗ
ꢗ
ꢖ
ꢞ
ꢞ
ꢢ
ꢟ
ꢠ
ꢚ
ꢚ
ꢡ
ꢡ
ꢗ
ꢝ
ꢜ
ꢛ
ꢞ
ꢞ
ꢙ
ꢘ
ꢢ
ꢒꢡ
ꢠ
ꢣ
ꢞ
ꢤ
ꢖ
ꢟ
ꢜ
ꢞ
ꢝ
ꢖ
ꢝ
ꢙ
ꢚ
ꢗ
ꢠ
ꢥ
ꢜ
ꢗ
ꢝ
ꢝ
ꢡ
ꢞ
ꢦ
Copyright 2005, Texas Instruments Incorporated
ꢚ
ꢙ
ꢟ
ꢝ
ꢙ
ꢚ
ꢛ
ꢝ
ꢙ
ꢞ
ꢢ
ꢖ
ꢘ
ꢖ
ꢟ
ꢡ
ꢚ
ꢝ
ꢧ
ꢝ
ꢡ
ꢚ
ꢙ
ꢘ
ꢨ
ꢜ
ꢐ
ꢗ
ꢛ
ꢡ
ꢞ
ꢝ
ꢜ
ꢗ
ꢥ
ꢜ
ꢚ
ꢥ
ꢩ
ꢜ
ꢝ ꢡ ꢞ ꢝꢖ ꢗꢫ ꢙꢘ ꢜ ꢤꢤ ꢢꢜ ꢚ ꢜ ꢛ ꢡ ꢝ ꢡ ꢚ ꢞ ꢦ
ꢚ
ꢚ
ꢜ
ꢗ
ꢝ
ꢪ
ꢦ
ꢆ
ꢚ
ꢙ
ꢥ
ꢠ
ꢟ
ꢝ
ꢖ
ꢙ
ꢗ
ꢢ
ꢚ
ꢙ
ꢟ
ꢡ
ꢞ
ꢞ
ꢖ
ꢗ
ꢫ
ꢥ
ꢙ
ꢡ
ꢞ
ꢗ
ꢙ
ꢝ
ꢗ
ꢡ
ꢟ
ꢡ
ꢞ
ꢞ
ꢜ
ꢚ
ꢖ
ꢤ
ꢪ
ꢖ
ꢗ
ꢟ
ꢤ
ꢠ
ꢥ
ꢡ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265