5秒后页面跳转
SN74AS280N3 PDF预览

SN74AS280N3

更新时间: 2024-11-13 23:03:11
品牌 Logo 应用领域
德州仪器 - TI 运算电路逻辑集成电路光电二极管
页数 文件大小 规格书
12页 345K
描述
9-BIT PARITY GENERATORS/CHECKERS

SN74AS280N3 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:DIP
包装说明:0.300 INCH, PLASTIC, DIP-14针数:14
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
风险等级:5.45Is Samacsys:N
其他特性:ODD/EVEN PARITY GENERATOR系列:AS
JESD-30 代码:R-PDIP-T14长度:19.305 mm
负载电容(CL):50 pF逻辑集成电路类型:PARITY GENERATOR/CHECKER
位数:9功能数量:1
端子数量:14最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP14,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):35 mA传播延迟(tpd):12 ns
认证状态:Not Qualified座面最大高度:5.08 mm
子类别:Arithmetic Circuits最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:COMMERCIAL端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.62 mm
Base Number Matches:1

SN74AS280N3 数据手册

 浏览型号SN74AS280N3的Datasheet PDF文件第2页浏览型号SN74AS280N3的Datasheet PDF文件第3页浏览型号SN74AS280N3的Datasheet PDF文件第4页浏览型号SN74AS280N3的Datasheet PDF文件第5页浏览型号SN74AS280N3的Datasheet PDF文件第6页浏览型号SN74AS280N3的Datasheet PDF文件第7页 
SN74ALS280, SN74AS280  
9-BIT PARITY GENERATORS/CHECKERS  
SDAS038C – DECEMBER 1982 – REVISED DECEMBER 1994  
D OR N PACKAGE  
(TOP VIEW)  
Generate Either Odd or Even Parity for Nine  
Data Lines  
Cascadable for n-Bit Parity  
G
H
NC  
V
F
E
D
C
B
A
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
CC  
Can Be Used to Upgrade Existing Systems  
Using MSI Parity Circuits  
Package Options Include Plastic  
Small-Outline (D) Packages and Standard  
Plastic (N) 300-mil DIPs  
I
Σ EVEN  
Σ ODD  
GND  
8
description  
NC – No internal connection  
These universal 9-bit parity generators/checkers  
utilize advanced Schottky high-performance  
circuitry and feature odd (Σ ODD) and even (Σ EVEN) outputs to facilitate operation of either odd- or even-parity  
applications. The word-length capability is easily expanded by cascading.  
These devices can be used to upgrade the performance of most systems utilizing the SN74ALS180 and  
SN74AS180parity generators/checkers. Although the SN74ALS280 and SN74AS280 are implemented without  
expander inputs, the corresponding function is provided by the availability of an input (I) at terminal 4 and the  
absence of any internal connection at terminal 3. This permits the SN74ALS280 and SN74AS280 to be  
substituted for the SN74ALS180 and SN74AS180 in existing designs to produce an identical function even if  
the devices are mixed with existing SN74ALS180 and SN74AS180 devices.  
All SN74AS280 inputs are buffered to lower the drive requirements.  
The SN74ALS280 and SN74AS280 are characterized for operation from 0°C to 70°C.  
FUNCTION TABLE  
NO. OF INPUTS  
A–I  
THAT ARE HIGH  
OUTPUTS  
Σ EVEN  
Σ ODD  
0, 2, 4, 6, 8  
1, 3, 5, 7, 9  
H
L
L
H
logic symbol  
2k  
8
A
B
C
D
E
F
G
H
I
9
10  
11  
12  
13  
1
5
6
Σ EVEN  
Σ ODD  
2
4
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Copyright 1994, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74AS280N3相关器件

型号 品牌 获取价格 描述 数据表
SN74AS280NE4 TI

获取价格

9-BIT PARITY GENERATORS/CHECKETS
SN74AS280NP1 ROCHESTER

获取价格

Parity Generator/Checker
SN74AS280NP3 ROCHESTER

获取价格

Parity Generator/Checker
SN74AS280NSR TI

获取价格

9-BIT PARITY GENERATORS/CHECKERS
SN74AS280NSRE4 TI

获取价格

9-BIT PARITY GENERATORS/CHECKERS
SN74AS280NSRG4 TI

获取价格

9-BIT PARITY GENERATORS/CHECKETS
SN74AS282DW TI

获取价格

AS SERIES, 4-BIT LOOK-AHEAD CARRY GENERATOR, PDSO20
SN74AS282J TI

获取价格

IC,LOOK-AHEAD CARRY GENERATOR,AS-TTL,DIP,20PIN,CERAMIC
SN74AS282J4 TI

获取价格

IC,LOOK-AHEAD CARRY GENERATOR,AS-TTL,DIP,20PIN,CERAMIC
SN74AS286 TI

获取价格

9-BIT PARITY GENERATORS/CHECKERS WITH BUS-DRIVER PARITY I/O PORT