Datasheet > SN74ALVC3641

SN74ALVC3641

更新时间： 2024-11-20 23:09:43

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
28页	446K
描述
SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74ALVC3641 数据手册

SN74ALVC3631, SN74ALVC3641, SN74ALVC3651

512 × 36, 1024 × 36, 2048 × 36

SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES

SDMS025B – OCTOBER 1999 – REVISED JUNE 2000

Free-Running CLKA and CLKB Can Be

Asynchronous or Coincident

Output-Ready and AE Flags Synchronized

by CLKB

Clocked FIFO Buffering Data From Port A

to Port B

Low-Power 0.8-µm Advanced CMOS

Technology

Synchronous Read-Retransmit Capability

Mailbox Register in Each Direction

Supports Clock Frequencies up to 100 MHz

Fast Access Times of 6.5 ns

Programmable Almost-Full (AF) and

Almost-Empty (AE) Flags

Pin-to-Pin Compatible With 5-V Operating

SN74ACT3631, SN74ACT3641, and

SN74ACT3651

Microprocessor Interface Control Logic

Package Options Include 120-Pin Thin

Quad Flat (PCB) and 132-Pin Plastic Quad

Flat (PQ) Packages

Input-Ready and AF Flags Synchronized by

CLKA

description

The SN74ALVC3631, SN74ALVC3641, and SN74ALVC3651 are high-speed, low-power, CMOS, synchronous

FIFO memories that support clock frequencies up to 100 MHz and have read access times as fast as 6.5 ns.

The 512 × 36, 1024 × 36, and 2048 × 36 dual-port SRAM FIFOs buffer data from port A to port B. The FIFO

memories have retransmit capability, which allows previously read data to be accessed again. The FIFOs have

flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate

when a selected number of words is stored in memory. Communication between each port takes place with two

36-bit mailbox registers. Each mailbox register has a flag that signals when new mail has been stored. Two or

more devices are used in parallel to create wider data paths. Expansion also is possible in word depth.

The SN74ALVC3631/41/51 are synchronous FIFOs, which means each port employs a synchronous interface.

All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock

by enable signals. The continuous clocks for each port are independent of one another and can be

asynchronous or coincident. The enables for each port are arranged to provide a simple interface between

microprocessors and/or buses with synchronous control.

The input-ready (IR) flag and almost-full (AF) flag of the FIFOs are two-stage, synchronized to CLKA. The

output-ready (OR) flag and almost-empty (AE) flag of the FIFOs are two-stage, synchronized to CLKB. Offset

values for AF and AE are programmed from port A or through a serial input.

The SN74ALVC3631/41/51 are characterized for operation from 0°C to 70°C.

For more information on this device family, see the following application reports:

FIFO Patented Synchronous Retransmit: Programmable DSP-Interface Application for FIR Filtering

(literature number SCAA009)

FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control

(literature number SCAA007)

Metastability Performance of Clocked FIFOs (literature number SCZA004)

FIFO Architecture, Functions, and Applications (literature number SCAA042)

Optimizing DSP-Based Digital Filters With Application-Specific FIFOs (literature number SCAA021)

FIFO Memories: Surface-Mount Packages for PCMCIA Applications (literature number SDMA001A)

Interfacing TI Clocked FIFOs with TI Floating-Point DSPs (literature number SCAA005A)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...28

中文翻译

下载PDF

与SN74ALVC3641相关器件

型号	品牌	获取价格	描述	数据表
SN74ALVC3641-10PQ	ROCHESTER	获取价格	1KX36 OTHER FIFO, 7.5ns, PQFP132, PLASTIC, BQFP-132
SN74ALVC3641-10PQ	TI	获取价格	SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC3641-10PQR	TI	获取价格	1KX36 OTHER FIFO, 7.5ns, PQFP132, PLASTIC, BQFP-132
SN74ALVC3641-15PCB	ROCHESTER	获取价格	1KX36 OTHER FIFO, 9.5ns, PQFP120, PLASTIC, HLQFP-120
SN74ALVC3641-15PCB	TI	获取价格	SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC3641-15PCBR	TI	获取价格	1K X 36 OTHER FIFO, 9.5 ns, PQFP120, PLASTIC, HLQFP-120
SN74ALVC3641-15PQ	ROCHESTER	获取价格	1KX36 OTHER FIFO, 9.5ns, PQFP132, PLASTIC, BQFP-132
SN74ALVC3641-15PQ	TI	获取价格	SYNCHRONOUS FIRST-IN, FIRST-OUT MEMORIES
SN74ALVC3641-15PQR	TI	获取价格	1KX36 OTHER FIFO, 9.5ns, PQFP132, PLASTIC, BQFP-132
SN74ALVC3641-20PQR	TI	获取价格	1KX36 OTHER FIFO, 11.5ns, PQFP132, PLASTIC, BQFP-132

与SN74ALVC3641相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

31
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

22
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

51
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

50

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74ALVC3641

SN74ALVC3641 数据手册

与SN74ALVC3641相关器件

与SN74ALVC3641相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74ALVC3641

SN74ALVC3641 数据手册

与SN74ALVC3641相关器件

与SN74ALVC3641相关文章

您还可以找

您在本页遇到什么问题？