5秒后页面跳转
SN74ALS243ADR PDF预览

SN74ALS243ADR

更新时间: 2024-09-16 13:13:47
品牌 Logo 应用领域
德州仪器 - TI 总线收发器输出元件
页数 文件大小 规格书
5页 87K
描述
暂无描述

SN74ALS243ADR 数据手册

 浏览型号SN74ALS243ADR的Datasheet PDF文件第2页浏览型号SN74ALS243ADR的Datasheet PDF文件第3页浏览型号SN74ALS243ADR的Datasheet PDF文件第4页浏览型号SN74ALS243ADR的Datasheet PDF文件第5页 
SN54ALS243A, SN74ALS243A  
QUADRUPLE BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS  
SDAS069B – DECEMBER 1982 – REVISED DECEMBER 1994  
SN54ALS243A . . . J PACKAGE  
SN74ALS243A . . . D OR N PACKAGE  
(TOP VIEW)  
Two-Way Asynchronous Communication  
Between Data Buses  
pnp Inputs Reduce dc Loading  
Package Options Include Plastic  
Small-Outline (D) Packages, Ceramic Chip  
Carriers (FK), and Standard Plastic (N) and  
Ceramic (J) 300-mil DIPs  
OEAB  
NC  
V
CC  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
OEBA  
NC  
B1  
B2  
B3  
A1  
A2  
A3  
A4  
description  
GND  
B4  
8
These quadruple bus transceivers are designed  
for asynchronous two-way communication  
between data buses. The control-function  
implementation allows for maximum flexibility in  
timing. These devices allow data transmission  
from the A bus to the B bus or from the B bus to the  
A bus depending upon the logic levels at the  
output-enable (OEBA and OEAB) inputs. The  
output-enable inputs can be used to disable the  
device so that the buses are effectively isolated.  
SN54ALS243A . . . FK PACKAGE  
(TOP VIEW)  
3
2
1
20 19  
18  
NC  
NC  
B1  
A1  
NC  
A2  
4
5
6
7
8
17  
16  
15  
14  
The dual-enable configuration gives the  
quadruple bus transceivers the capability to store  
data by simultaneously enabling OEBA and  
OEAB. Each output reinforces its input in this  
transceiver configuration. When both control  
inputs are enabled and all other data sources to  
the two sets of bus lines are at high impedance,  
both sets of bus lines (eight in all) retain their  
states. The 4-bit codes appearing on the two sets  
of buses are identical.  
NC  
B2  
NC  
A3  
9 10 11 12 13  
NC – No internal connection  
The SN54ALS243A is characterized for operation over the full military temperature range of 55°C to 125°C.  
The SN74ALS243A is characterized for operation from 0°C to 70°C.  
FUNCTION TABLE  
INPUTS  
FUNCTION  
OEBA  
OEAB  
L
H
H
L
H
L
A to B  
B to A  
Isolation  
Latch A and B  
(A = B)  
L
H
Copyright 1994, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74ALS243ADR 替代型号

型号 品牌 替代类型 描述 数据表
SN74ALS243ADRG4 TI

功能相似

ALS SERIES, 4-BIT TRANSCEIVER, TRUE OUTPUT, PDSO14, GREEN, PLASTIC, MS-012AB, SOIC-14
SN74ALS243ADRE4 TI

功能相似

ALS SERIES, 4-BIT TRANSCEIVER, TRUE OUTPUT, PDSO14, GREEN, PLASTIC, SOP-14
SN74ALS243ANSR TI

功能相似

暂无描述

与SN74ALS243ADR相关器件

型号 品牌 获取价格 描述 数据表
SN74ALS243ADRE4 TI

获取价格

ALS SERIES, 4-BIT TRANSCEIVER, TRUE OUTPUT, PDSO14, GREEN, PLASTIC, SOP-14
SN74ALS243ADRG4 TI

获取价格

ALS SERIES, 4-BIT TRANSCEIVER, TRUE OUTPUT, PDSO14, GREEN, PLASTIC, MS-012AB, SOIC-14
SN74ALS243AFN TI

获取价格

IC,BUS TRANSCEIVER,SINGLE,4-BIT,ALS-TTL,LDCC,20PIN,PLASTIC
SN74ALS243AFN3 TI

获取价格

IC,BUS TRANSCEIVER,SINGLE,4-BIT,ALS-TTL,LDCC,20PIN,PLASTIC
SN74ALS243AJ4 TI

获取价格

IC,BUS TRANSCEIVER,SINGLE,4-BIT,ALS-TTL,DIP,14PIN,CERAMIC
SN74ALS243AJP4 TI

获取价格

IC,BUS TRANSCEIVER,SINGLE,4-BIT,ALS-TTL,DIP,14PIN,CERAMIC
SN74ALS243AN TI

获取价格

QUADRUPLE BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74ALS243AN1 TI

获取价格

IC,BUS TRANSCEIVER,SINGLE,4-BIT,ALS-TTL,DIP,14PIN,PLASTIC
SN74ALS243AN-10 TI

获取价格

ALS SERIES, 4-BIT TRANSCEIVER, TRUE OUTPUT, PDIP14
SN74ALS243AN3 TI

获取价格

ALS SERIES, 4-BIT TRANSCEIVER, TRUE OUTPUT, PDIP14