5秒后页面跳转
捷配首页

Datasheet > 存储 > FIFO> SN74ACT7808-25FNR
SN74ACT7808-25FNR PDF预览

SN74ACT7808-25FNR

更新时间： 2024-11-16 13:13:47
品牌 Logo 应用领域
德州仪器 - TI 存储内存集成电路先进先出芯片时钟
页数 文件大小 规格书
18页 293K
描述
2K X 9 OTHER FIFO, 22 ns, PQCC44, GREEN, PLASTIC, LCC-44

阅读下载

中文翻译

获取价格

SN74ACT7808-25FNR 技术参数

生命周期：Obsolete零件包装代码：LCC
包装说明：QCCJ,针数：44
Reach Compliance Code：unknownECCN代码：EAR99
HTS代码：8542.32.00.71风险等级：5.83
Is Samacsys：N最长访问时间：22 ns
周期时间：25 nsJESD-30 代码：S-PQCC-J44
JESD-609代码：e4长度：16.585 mm
内存密度：18432 bit内存宽度：9
功能数量：1端子数量：44
字数：2048 words字数代码：2000
工作模式：SYNCHRONOUS最高工作温度：70 °C
最低工作温度：组织：2KX9
输出特性：3-STATE可输出：YES
封装主体材料：PLASTIC/EPOXY封装代码：QCCJ
封装形状：SQUARE封装形式：CHIP CARRIER
并行/串行：PARALLEL认证状态：Not Qualified
座面最大高度：4.57 mm最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：4.5 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：COMMERCIAL端子面层：NICKEL PALLADIUM GOLD
端子形式：J BEND端子节距：1.27 mm
端子位置：QUAD宽度：16.585 mm
Base Number Matches：1

SN74ACT7808-25FNR 数据手册

 浏览型号SN74ACT7808-25FNR的Datasheet PDF文件第2页浏览型号SN74ACT7808-25FNR的Datasheet PDF文件第3页浏览型号SN74ACT7808-25FNR的Datasheet PDF文件第4页浏览型号SN74ACT7808-25FNR的Datasheet PDF文件第5页浏览型号SN74ACT7808-25FNR的Datasheet PDF文件第6页浏览型号SN74ACT7808-25FNR的Datasheet PDF文件第7页 
SN74ACT7808  
2048 × 9 STROBED FIRST-IN, FIRST-OUT MEMORY  
SCAS205E – FEBRUARY 1991 – REVISED NOVEMBER 2001  
Load Clocks and Unload Clocks Can Be  
Asynchronous or Coincident  
Expansion Logic for Depth Cascading  
Empty, Full, and Half-Full Flags  
Fall-Through Time of 20 ns Typical  
Data Rates up to 50 MHz  
2048 Words by 9 Bits  
Low-Power Advanced CMOS Technology  
Fast Access Times of 15 ns With a 50-pF  
Load  
3-State Outputs  
Package Options Include 44-Pin Plastic  
Leaded Chip Carrier (FN), 64-Pin Thin Quad  
Flat (PM), and Reduced-Height 64-Pin Quad  
Flat (PAG) Packages  
Programmable Almost-Full/Almost-Empty  
Flag  
description  
A FIFO memory is a storage device that allows data to be written into and read from its array at independent  
data rates. The SN74ACT7808 is a 2048-word by 9-bit FIFO designed for high speed and fast access times.  
It processes data at rates up to 50 MHz and access times of 15 ns in a bit-parallel format.  
Data is written into memory on a low-to-high transition at the load-clock (LDCK) input and is read out on a  
low-to-high transition at the unload-clock (UNCK) input. The memory is full when the number of words clocked  
in exceeds the number of words clocked out by 2048. When the memory is full, LDCK signals have no effect  
on the data residing in memory. When the memory is empty, UNCK signals have no effect.  
Status of the FIFO memory is monitored by the full (FULL), empty (EMPTY), half-full (HF), and  
almost-full/almost-empty (AF/AE) flags. The FULL output is low when the memory is full and high when the  
memory is not full. The EMPTY output is low when the memory is empty and high when it is not empty. The HF  
output is high when the FIFO contains 1024 or more words and is low when it contains 1023 or fewer words.  
The AF/AE status flag is a programmable flag. The first one or two low-to-high transitions of LDCK after reset  
can be used to program the almost-empty offset value (X) and the almost-full offset value (Y) if program enable  
(PEN) is low. The AF/AE flag is high when the FIFO contains X or fewer words or (2048 – Y) or more words.  
The AF/AE flag is low when the FIFO contains between (X + 1) and (2047 – Y) words.  
A low level on the reset (RESET) input resets the internal stack pointers and sets FULL high, AF/AE high, HF  
low, and EMPTY low. The Q outputs are not reset to any specific logic level.  
The first word loaded into empty memory causes EMPTY to go high and the data to appear on the Q outputs.  
Itisimportanttonotethatthefirstworddoesnothavetobeunloaded. Dataoutputsarenoninvertingwithrespect  
to the data inputs and are in the high-impedance state when the output-enable (OE) input is low. OE does not  
affect the output flags.  
Cascading is easily accomplished in the word-width and word-depth directions. When not using the FIFO in  
depth expansion, cascade enable (CASEN) must be tied high.  
The FIFO must be reset upon power up.  
The SN74ACT7808 is characterized for operation from 0°C to 70°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2001, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...18

中文翻译

下载PDF

与SN74ACT7808-25FNR相关器件

型号 品牌 获取价格 描述 数据表
SN74ACT7808-25PAG TI

获取价格

 		2048 】 9 STROBED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7808-25PAGR TI

获取价格

 		2K X 9 OTHER FIFO, 22 ns, PQFP64, GREEN, PLASTIC, TQFP-64
SN74ACT7808-25PM TI

获取价格

 		2048 】 9 STROBED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7808-25PMR TI

获取价格

 		暂无描述
SN74ACT7808-30FN TI

获取价格

 		2048 】 9 STROBED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7808-30FNR TI

获取价格

 		暂无描述
SN74ACT7808-30PAG TI

获取价格

 		2048 】 9 STROBED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7808-30PAGR TI

获取价格

 		暂无描述
SN74ACT7808-30PM TI

获取价格

 		2048 】 9 STROBED FIRST-IN, FIRST-OUT MEMORY
SN74ACT7808-30PMR TI

获取价格

 		暂无描述

与SN74ACT7808-25FNR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证