5秒后页面跳转
SN54LV540A PDF预览

SN54LV540A

更新时间: 2024-11-05 23:03:07
品牌 Logo 应用领域
德州仪器 - TI 驱动器输出元件
页数 文件大小 规格书
7页 132K
描述
OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SN54LV540A 数据手册

 浏览型号SN54LV540A的Datasheet PDF文件第2页浏览型号SN54LV540A的Datasheet PDF文件第3页浏览型号SN54LV540A的Datasheet PDF文件第4页浏览型号SN54LV540A的Datasheet PDF文件第5页浏览型号SN54LV540A的Datasheet PDF文件第6页浏览型号SN54LV540A的Datasheet PDF文件第7页 
SN54LV540A, SN74LV540A  
OCTAL BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
SCLS409B – APRIL 1998 – REVISED NOVEMBER 1998  
SN54LV540A . . . J OR W PACKAGE  
SN74LV540A . . . DB, DGV, DW, NS, OR PW PACKAGE  
(TOP VIEW)  
EPIC (Enhanced-Performance Implanted  
CMOS) Process  
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
= 3.3 V, T = 25°C  
CC  
A
OE1  
A1  
A2  
A3  
A4  
A5  
A6  
A7  
A8  
V
CC  
OE2  
1
2
3
4
5
6
7
8
9
20  
19  
18  
17  
16  
15  
14  
Typical V  
> 2 V at V  
(Output V  
Undershoot)  
OHV  
CC  
OH  
= 3.3 V, T = 25°C  
Y1  
Y2  
Y3  
Y4  
A
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
Y5  
13 Y6  
12 Y7  
11 Y8  
Package Options Include Plastic  
Small-Outline (DW, NS), Shrink  
GND 10  
Small-Outline (DB), Thin Very Small-Outline  
(DGV), and Thin Shrink Small-Outline (PW)  
Packages, Ceramic Flat (W) Packages, Chip  
Carriers (FK), and DIPs (J)  
SN54LV540A . . . FK PACKAGE  
(TOP VIEW)  
description  
3
2
1 20 19  
18  
Y1  
Y2  
Y3  
Y4  
Y5  
A3  
A4  
A5  
A6  
A7  
4
5
6
7
8
The ’LV540A devices are octal buffers/drivers  
designed for 2-V to 5.5-V V operation.  
17  
16  
15  
14  
CC  
These devices are ideal for driving bus lines or  
buffer memory address registers. They feature  
inputs and outputs on opposite sides of the  
package to facilitate printed circuit board layout.  
9 10 11 12 13  
The 3-state control gate is a two-input AND gate  
with active-low inputs so that if either  
output-enable (OE1 or OE2) input is high, all  
corresponding outputs are in the high-impedance  
state. The outputs provide inverted data when  
they are not in the high-impedance state.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
The SN54LV540A is characterized for operation over the full military temperature range of –55°C to 125°C.  
The SN74LV540A is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each buffer/driver)  
INPUTS  
OUTPUT  
Y
OE1  
L
OE2  
L
A
L
H
L
L
L
H
X
X
H
X
Z
Z
X
H
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN54LV540A相关器件

型号 品牌 获取价格 描述 数据表
SN54LV540AFK TI

获取价格

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN54LV540AJ TI

获取价格

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN54LV540AW TI

获取价格

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN54LV541A TI

获取价格

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN54LV541A_07 TI

获取价格

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN54LV541AFK TI

获取价格

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN54LV541AJ TI

获取价格

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN54LV541AW TI

获取价格

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN54LV573 TI

获取价格

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54LV573_10 TI

获取价格

OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS