生命周期: | Obsolete | Reach Compliance Code: | unknown |
HTS代码: | 8542.39.00.01 | 风险等级: | 5.84 |
系列: | HC/UH | JESD-30 代码: | R-GDIP-T14 |
长度: | 19.56 mm | 负载电容(CL): | 50 pF |
逻辑集成电路类型: | NAND GATE | 功能数量: | 3 |
输入次数: | 3 | 端子数量: | 14 |
最高工作温度: | 125 °C | 最低工作温度: | -55 °C |
封装主体材料: | CERAMIC, GLASS-SEALED | 封装代码: | DIP |
封装形状: | RECTANGULAR | 封装形式: | IN-LINE |
传播延迟(tpd): | 29 ns | 认证状态: | Not Qualified |
座面最大高度: | 5.08 mm | 最大供电电压 (Vsup): | 6 V |
最小供电电压 (Vsup): | 2 V | 标称供电电压 (Vsup): | 5 V |
表面贴装: | NO | 技术: | CMOS |
温度等级: | MILITARY | 端子形式: | THROUGH-HOLE |
端子节距: | 2.54 mm | 端子位置: | DUAL |
宽度: | 7.62 mm |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
SN54HC10-SP | TI |
获取价格 |
TRIPLE 3-INPUT POSITIVE-NAND GATES | |
SN54HC10W | TI |
获取价格 |
TRIPLE 3-INPUT POSITIVE-NAND GATES | |
SN54HC11 | TI |
获取价格 |
TRIPLE 3-INPUT POSITIVE-AND GATES | |
SN54HC112 | TI |
获取价格 |
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET | |
SN54HC112_14 | TI |
获取价格 |
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET | |
SN54HC112FH | TI |
获取价格 |
IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,LLCC,20PIN,CERAMIC | |
SN54HC112FK | TI |
获取价格 |
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET | |
SN54HC112FK-00 | TI |
获取价格 |
HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20 | |
SN54HC112FKR | TI |
获取价格 |
HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20, CE | |
SN54HC112J | TI |
获取价格 |
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET |