5秒后页面跳转
捷配首页

Datasheet > SN54F74_14
SN54F74_14 PDF预览

SN54F74_14

更新时间： 2024-11-22 02:58:47
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
6页 100K
描述
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

阅读下载

中文翻译

获取价格

SN54F74_14 数据手册

 浏览型号SN54F74_14的Datasheet PDF文件第2页浏览型号SN54F74_14的Datasheet PDF文件第3页浏览型号SN54F74_14的Datasheet PDF文件第4页浏览型号SN54F74_14的Datasheet PDF文件第5页浏览型号SN54F74_14的Datasheet PDF文件第6页 
SN54F74, SN74F74  
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS  
WITH CLEAR AND PRESET  
SDFS046A – MARCH 1987 – REVISED OCTOBER 1993  
SN54F74 . . . J PACKAGE  
SN74F74 . . . D OR N PACKAGE  
• Package Options Include Plastic  
Small-Outline Packages, Ceramic Chip  
Carriers, and Standard Plastic and Ceramic  
300-mil DIPs  
(TOP VIEW)  
1CLR  
1D  
1CLK  
1PRE  
1Q  
V
CC  
2CLR  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
description  
2D  
These devices contain two independent positive-  
edge-triggered D-type flip-flops. A low level at the  
preset (PRE) or clear (CLR) inputs sets or resets  
the outputs regardless of the levels of the other  
inputs. When PRE and CLR are inactive (high),  
data at the data (D) input meeting the setup time  
requirements is transferred to the outputs on the  
positive-going edge of the clock pulse. Clock  
triggering occurs at a voltage level and is not  
directly related to the rise time of the clock pulse.  
Following the hold-time interval, data at the  
D input may be changed without affecting the  
levels at the outputs.  
2CLK  
2PRE  
2Q  
1Q  
GND  
2Q  
8
SN54F74 . . . FK PACKAGE  
(TOP VIEW)  
3
2
1
20 19  
18  
1CLK  
NC  
2D  
17 NC  
4
5
6
7
8
16  
15  
14  
1PRE  
NC  
2CLK  
NC  
The SN54F74 is characterized for operation over  
the full military temperature range of –55°C to  
125°C. The SN74F74 is characterized for  
operation from 0°C to 70°C.  
1Q  
2PRE  
9 10 11 12 13  
FUNCTION TABLE  
INPUTS  
OUTPUTS  
NC – No internal connection  
PRE  
L
CLR  
CLK  
X
D
X
X
X
H
L
Q
H
L
Q
L
H
L
H
X
H
†
†
H
L
L
X
H
H
H
H
H
↑
H
L
L
H
↑
H
H
L
X
Q
Q
0
0
†
The output levels are not guaranteed to meet the  
minimum levels for Furthermore, this  
V
OH  
.
configuration is nonstable; that is, it will not persist  
when PRE or CLR returns to its inactive (high)  
level.  
Copyright 1993, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
2–1  
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
123456

中文翻译

下载PDF

与SN54F74_14相关器件

型号 品牌 获取价格 描述 数据表
SN54F74FK TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54F74FK-00 TI

获取价格

 		F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20
SN54F74FKR TI

获取价格

 		F/FAST SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20, CER
SN54F74J TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54F776FK TI

获取价格

 		F/FAST SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQCC28
SN54F776JT TI

获取价格

 		F/FAST SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDIP28
SN54F86 TI

获取价格

 		QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN54F86_15 TI

获取价格

 		QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN54F86FK TI

获取价格

 		QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN54F86FKR TI

获取价格

 		F/FAST SERIES, QUAD 2-INPUT XOR GATE, CQCC20, CERAMIC, CC-20

与SN54F74_14相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证