5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN54GTL16612A
SN54GTL16612A PDF预览

SN54GTL16612A

更新时间： 2024-11-20 22:16:03
品牌 Logo 应用领域
德州仪器 - TI 总线收发器
页数 文件大小 规格书
15页 256K
描述
18-BIT LVTTL-TO-GTL UNIVERSAL BUS TRANSCEIVERS

阅读下载

中文翻译

获取价格

SN54GTL16612A 数据手册

 浏览型号SN54GTL16612A的Datasheet PDF文件第2页浏览型号SN54GTL16612A的Datasheet PDF文件第3页浏览型号SN54GTL16612A的Datasheet PDF文件第4页浏览型号SN54GTL16612A的Datasheet PDF文件第5页浏览型号SN54GTL16612A的Datasheet PDF文件第6页浏览型号SN54GTL16612A的Datasheet PDF文件第7页 
SN54GTL16612A, SN74GTL16612A  
18-BIT LVTTL-TO-GTL+ UNIVERSAL BUS TRANSCEIVERS  
www.ti.com  
SCES187D–JANUARY 1999–REVISED JULY 2005  
FEATURES  
•
•
•
Bus Hold on A-Port Inputs Eliminates the  
Need for External Pullup/Pulldown Resistors  
•
Members of the Texas Instruments Widebus™  
Family  
Distributed VCC and GND-Pin Configuration  
Minimizes High-Speed Switching Noise  
•
Universal Bus Transceiver (UBT™) Combines  
D-Type Latches and D-Type Flip-Flops for  
Operation in Transparent, Latched, Clocked,  
or Clock-Enabled Modes  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
•
•
•
•
Translate Between GTL/GTL+ Signal Levels  
and LVTTL Logic Levels  
– 1000-V Charged-Device Model (C101)  
•
•
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
Support Mixed-Mode (3.3-V and 5-V) Signal  
Operation on A-Port and Control Inputs  
Package Options Include Plastic Shrink  
Small-Outline (DL), Thin Shrink Small-Outline  
(DGG), and Ceramic Flat (WD) Packages  
xxx  
B-Port Transition Time Optimized for  
Distributed Backplane Loads  
Ioff Supports Partial-Power-Down Mode  
Operation  
DESCRIPTION  
The 'GTL16612A devices are 18-bit universal bus transceivers (UBT) that provide LVTTL-to-GTL+ and  
GTL+-to-LVTTL signal-level translation. They allow for transparent, latched, clocked, or clock-enabled modes of  
data transfer. These devices provide a high-speed interface between cards operating at LVTTL logic levels and  
backplanes operating at GTL+ signal levels. High-speed (about two times faster than standard LVTTL or TTL)  
backplane operation is a direct result of the reduced output swing (<1 V), reduced input threshold levels, and  
output edge control (OEC™). Improved GTL+ OEC circuits minimize bus settling time and have been designed  
and tested using several backplane models.  
Figure 1 shows actual device output waveforms using a synchronous clock at 75 MHz. The test backplane is a  
16-slot, 14-inch board with loaded impedance of 33 Ω. VTT is 1.5 V, VREF is 1 V, and RTT pullup resistor is 50 Ω.  
The driver is in slot 8, with receivers in alternate slots 1, 3, 5, 7, 10, 12, 14, and 16. Receiver slot-1 signals are  
shown. The signal becomes progressively worse as the receiver moves closer to the driver or the spacing  
between receiver cards is reduced. The clock is independent of the data, and the system clock frequency is  
limited by the backplane flight time to about 80-90 MHz. This frequency can be increased even more (30% to  
40%) if the clock is generated and transmitted together with the data from the driver card (source synchronous).  
V
TT  
V
TT  
1.8  
TI GTL16612  
0.25”  
0.25”  
0.875”  
0.625”  
1.6  
1.4  
1.2  
Fairchild GTLP16612  
0.625”  
0.625”  
Conn.  
0.625”  
Conn.  
Conn.  
Conn.  
1.0  
0.8  
0.6  
0.4  
TI GTL16612A  
1”  
1”  
1”  
1”  
Rcvr  
Rcvr  
Rcvr  
Drvr  
Slot 8  
0
10  
20  
30  
t − Time − ns  
Slot 1  
Slot 2  
Slot 16  
Figure 1. Test Backplane Model With Output Waveform Results  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus, UBT, OEC, TI are trademarks of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 1999–2005, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are  
tested unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
1234567...15

中文翻译

下载PDF

与SN54GTL16612A相关器件

型号 品牌 获取价格 描述 数据表
SN54GTL16612AWD TI

获取价格

 		18-BIT LVTTL-TO-GTL UNIVERSAL BUS TRANSCEIVERS
SN54GTL16612WD TI

获取价格

 		18-BIT LVTTL-TO-GTL/GTL UNIVERSAL BUS TRANSCEIVERS
SN54GTL16616 TI

获取价格

 		17-BIT LVTTL-TO-GTL/GTL UNIVERSAL BUS TRANSCEIVERS WITH BUFFERED CLOCK OUTPUTS
SN54GTL16616WD TI

获取价格

 		17-BIT LVTTL-TO-GTL/GTL UNIVERSAL BUS TRANSCEIVERS WITH BUFFERED CLOCK OUTPUTS
SN54GTL16616WDR TI

获取价格

 		GTL/TVC SERIES, 17-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDFP56, CERAMIC, FP-56
SN54GTL16622A TI

获取价格

 		18-BIT LVTTL-TO-GTL/GTL BUS TRANSCEIVERS
SN54GTL16622AHV TI

获取价格

 		18-BIT LVTTL-TO-GTL/GTL BUS TRANSCEIVERS
SN54GTL16921WD TI

获取价格

 		GTL/TVC SERIES, 20-BIT DRIVER, TRUE OUTPUT, CDFP56
SN54GTL16922HV TI

获取价格

 		GTL/TVC SERIES, DUAL 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDFP68
SN54GTL16923 TI

获取价格

 		18-BIT LVTTL-TO-GTL/GTL BUS TRANSCEIVERS

与SN54GTL16612A相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证