5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SN54GTL16622A
SN54GTL16622A PDF预览

SN54GTL16622A

更新时间： 2024-02-22 15:41:59
品牌 Logo 应用领域
德州仪器 - TI 总线收发器
页数 文件大小 规格书
10页 165K
描述
18-BIT LVTTL-TO-GTL/GTL BUS TRANSCEIVERS

阅读下载

中文翻译

获取价格

SN54GTL16622A 技术参数

生命周期：Obsolete零件包装代码：QFP
包装说明：CERAMIC, QFP-68针数：68
Reach Compliance Code：unknown风险等级：5.84
Is Samacsys：N系列：GTL/TVC
JESD-30 代码：S-GQFP-F68长度：12.51 mm
负载电容（CL）：50 pF逻辑集成电路类型：REGISTERED BUS TRANSCEIVER
位数：9功能数量：2
端口数量：2端子数量：68
最高工作温度：125 °C最低工作温度：-55 °C
输出特性：OPEN-COLLECTOR/3-STATE输出极性：TRUE
封装主体材料：CERAMIC, GLASS-SEALED封装代码：QFF
封装形状：SQUARE封装形式：FLATPACK
最大电源电流（ICC）：60 mA传播延迟（tpd）：6.1 ns
认证状态：Not Qualified座面最大高度：3.86 mm
最大供电电压 (Vsup)：3.45 V最小供电电压 (Vsup)：3.15 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：BICMOS温度等级：MILITARY
端子形式：FLAT端子节距：0.635 mm
端子位置：QUAD宽度：12.51 mm
Base Number Matches：1

SN54GTL16622A 数据手册

 浏览型号SN54GTL16622A的Datasheet PDF文件第2页浏览型号SN54GTL16622A的Datasheet PDF文件第3页浏览型号SN54GTL16622A的Datasheet PDF文件第4页浏览型号SN54GTL16622A的Datasheet PDF文件第5页浏览型号SN54GTL16622A的Datasheet PDF文件第6页浏览型号SN54GTL16622A的Datasheet PDF文件第7页 
SN54GTL16622A, SN74GTL16622A  
18-BIT LVTTL-TO-GTL/GTL+ BUS TRANSCEIVERS  
SCBS673D – AUGUST 1996 – REVISED DECEMBER 1999  
SN74GTL16622A . . . DGG PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments  
Widebus Family  
D-Type Flip-Flops With Qualified Storage  
Enable  
OEAB  
1A1  
GND  
1A2  
1A3  
GND  
CLKAB  
1CEAB  
1CEBA  
1B1  
GND  
1B2  
1
64  
63  
62  
61  
60  
59  
58  
57  
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
2
Translate Between GTL/GTL+ Signal Levels  
and LVTTL Logic Levels  
3
4
Support Mixed-Mode (3.3 V and 5 V) Signal  
Operation on A-Port and Control Inputs  
5
6
I
Supports Partial-Power-Down Mode  
V
1B3  
7
CC  
off  
Operation  
1A4  
GND  
1A5  
1A6  
GND  
1A7  
1A8  
GND  
1A9  
2A1  
GND  
2A2  
2A3  
GND  
2A4  
2A5  
GND  
2A6  
V
8
CC  
1B4  
1B5  
1B6  
GND  
1B7  
1B8  
GND  
1B9  
2B1  
GND  
2B2  
2B3  
GND  
2B4  
2B5  
2B6  
9
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors on A Port  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
– 1000-V Charged-Device Model (C101)  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
Distributed V  
Minimizes High-Speed Noise  
and GND-Pin Configuration  
CC  
Package Options Include Plastic Thin  
Shrink Small-Outline (DGG) and Ceramic  
Quad Flat (HV) Packages  
V
description  
REF  
V
2B7  
2B8  
GND  
2B9  
2CEBA  
2CEAB  
CLKBA  
CC  
The  
’GTL16622A  
devices  
are  
18-bit  
GND  
2A7  
2A8  
GND  
2A9  
registered bus transceivers that provide  
LVTTL-to-GTL/GTL+ and GTL/GTL+-to-LVTTL  
signal-level translation. They are partitioned as  
two separate 9-bit transceivers with individual  
clock-enable controls and contain D-type  
flip-flops for temporary storage of data flowing in  
either direction. The devices provide an interface  
between cards operating at LVTTL logic levels  
and a backplane operating at GTL/GTL+ signal  
levels. Higher speed operation is a direct result of  
the reduced output swing (<1 V), reduced input  
threshold levels, and output edge control  
(OEC ).  
OEBA  
The user has the flexibility of using this device at either GTL (V = 1.2 V and V  
= 0.8 V) or the preferred  
TT  
REF  
higher noise margin GTL+ (V = 1.5 V and V  
= 1 V) signal levels. GTL+ is the Texas Instruments derivative  
TT  
REF  
of the Gunning transceiver logic (GTL) JEDEC standard JESD 8-3. The B port normally operates at GTL or  
GTL+ signal levels, while the A-port and control inputs are compatible with LVTTL logic levels and are 5-V  
tolerant. V  
is the reference input voltage for the B port.  
REF  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
OEC and Widebus are trademarks of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...10

中文翻译

下载PDF

与SN54GTL16622A相关器件

型号 品牌 获取价格 描述 数据表
SN54GTL16622AHV TI

获取价格

 		18-BIT LVTTL-TO-GTL/GTL BUS TRANSCEIVERS
SN54GTL16921WD TI

获取价格

 		GTL/TVC SERIES, 20-BIT DRIVER, TRUE OUTPUT, CDFP56
SN54GTL16922HV TI

获取价格

 		GTL/TVC SERIES, DUAL 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDFP68
SN54GTL16923 TI

获取价格

 		18-BIT LVTTL-TO-GTL/GTL BUS TRANSCEIVERS
SN54GTL16923HV TI

获取价格

 		18-BIT LVTTL-TO-GTL/GTL BUS TRANSCEIVERS
SN54GTL16923HVR TI

获取价格

 		GTL/TVC SERIES, DUAL 9-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CQFP68, CERAMIC, QFP-68
SN54H00 TI

获取价格

 		Quadruple 2input positive-nand gates
SN54H00F ROCHESTER

获取价格

 		NAND Gate
SN54H00J ROCHESTER

获取价格

 		NAND Gate, TTL/H/L Series, 4-Func, 2-Input, TTL, CDIP14, DIP-14
SN54H00J TI

获取价格

 		TTL/H/L SERIES, QUAD 2-INPUT NAND GATE, CDIP14

与SN54GTL16622A相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证