5秒后页面跳转
SN54F86J PDF预览

SN54F86J

更新时间: 2024-02-24 08:58:30
品牌 Logo 应用领域
德州仪器 - TI 栅极触发器逻辑集成电路石英晶振输入元件
页数 文件大小 规格书
5页 84K
描述
QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SN54F86J 技术参数

生命周期:Obsolete零件包装代码:DIP
包装说明:DIP, DIP14,.3针数:14
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.51系列:F/FAST
JESD-30 代码:R-GDIP-T14长度:19.56 mm
负载电容(CL):50 pF逻辑集成电路类型:XOR GATE
最大I(ol):0.02 A功能数量:4
输入次数:2端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装等效代码:DIP14,.3封装形状:RECTANGULAR
封装形式:IN-LINE电源:5 V
最大电源电流(ICC):28 mAProp。Delay @ Nom-Sup:8 ns
传播延迟(tpd):10 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:5.08 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:MILITARY端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
宽度:7.62 mmBase Number Matches:1

SN54F86J 数据手册

 浏览型号SN54F86J的Datasheet PDF文件第2页浏览型号SN54F86J的Datasheet PDF文件第3页浏览型号SN54F86J的Datasheet PDF文件第4页浏览型号SN54F86J的Datasheet PDF文件第5页 
SN54F86, SN74F86  
QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES  
SDFS019B – JANUARY 1989 – REVISED JANUARY 1997  
SN54F86 . . . J PACKAGE  
SN74F86 . . . D OR N PACKAGE  
(TOP VIEW)  
Package Options Include Plastic  
Small-Outline (D) Packages, Ceramic Chip  
Carriers (FK), and Standard Plastic (N) and  
Ceramic (J) 300-mil DIPs  
1A  
1B  
1Y  
2A  
2B  
V
CC  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
4B  
4A  
4Y  
3B  
3A  
3Y  
description  
These devices contain four independent 2-input  
exclusive-OR gates. They perform the Boolean  
function Y = A B or Y = AB + AB in positive logic.  
2Y  
GND  
8
A common application is as a true/complement  
element. If one of the inputs is low, the other input  
is reproduced in true form at the output. If one of  
the inputs is high, the signal on the other input is  
reproduced inverted at the output.  
SN54F86 . . . FK PACKAGE  
(TOP VIEW)  
The SN54F86 is characterized for operation over  
the full military temperature range of –55°C to  
125°C. The SN74F86 is characterized for  
operation from 0°C to 70°C.  
3
2
1
20 19  
18  
1Y  
NC  
2A  
4
5
6
7
8
4A  
NC  
4Y  
NC  
3B  
17  
16  
15  
14  
FUNCTION TABLE  
(each gate)  
NC  
2B  
9 10 11 12 13  
INPUTS  
OUTPUT  
Y
A
B
L
L
L
L
H
H
L
H
L
NC – No internal connection  
H
H
H
logic symbol  
1
= 1  
1A  
2
3
1Y  
1B  
4
2A  
5
6
2Y  
2B  
9
3A  
8
10  
3Y  
3B  
4A  
4B  
12  
13  
11  
4Y  
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for the D, J, and N packages.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1997, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN54F86J相关器件

型号 品牌 获取价格 描述 数据表
SN54FB1650HQA TI

获取价格

FB SERIES, DUAL 9-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, CQFP100, CERAMIC, QFP-100
SN54FB1651HQA TI

获取价格

FB SERIES, DUAL 9-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, CQFP100, CERAMIC, QFP-100
SN54FB2031WD TI

获取价格

FB SERIES, 9-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, CDFP48
SN54FB2032WD TI

获取价格

FB SERIES, 9-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, CDFP48
SN54FB2041AWD TI

获取价格

FB SERIES, 7-BIT TRANSCEIVER, INVERTED OUTPUT, CDFP56
SN54FB2041WD TI

获取价格

FB SERIES, 7-BIT TRANSCEIVER, INVERTED OUTPUT, CDFP56
SN54GTL1655 TI

获取价格

16-BIT LVTTL-TO-GTL/GTL UNIVERSAL BUS TRANSCEIVERS WITH LIVE INSERTION
SN54GTL1655HV TI

获取价格

16-BIT LVTTL-TO-GTL/GTL UNIVERSAL BUS TRANSCEIVERS WITH LIVE INSERTION
SN54GTL16612 TI

获取价格

18-BIT LVTTL-TO-GTL/GTL UNIVERSAL BUS TRANSCEIVERS
SN54GTL16612A TI

获取价格

18-BIT LVTTL-TO-GTL UNIVERSAL BUS TRANSCEIVERS