5秒后页面跳转
捷配首页

Datasheet > SN54AS866JD
SN54AS866JD PDF预览

SN54AS866JD

更新时间： 2024-11-15 19:58:55
品牌 Logo 应用领域
罗彻斯特 - ROCHESTER 输出元件逻辑集成电路
页数 文件大小 规格书
7页 126K
描述
Magnitude Comparator, AS Series, 8-Bit, True Output, TTL, CDIP28, CERAMIC, DIP-28

阅读下载

中文翻译

获取价格

SN54AS866JD 技术参数

生命周期：Contact Manufacturer包装说明：DIP,
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.72其他特性：OPEN COLLECTOR A = B OUTPUT; ARITHMETIC COMPARISON; CASCADABLE; OUTPUT LATCH
系列：ASJESD-30 代码：R-CDIP-T28
逻辑集成电路类型：MAGNITUDE COMPARATOR位数：8
功能数量：1端子数量：28
最高工作温度：125 °C最低工作温度：-55 °C
输出极性：TRUE封装主体材料：CERAMIC, METAL-SEALED COFIRED
封装代码：DIP封装形状：RECTANGULAR
封装形式：IN-LINE传播延迟（tpd）：21 ns
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：NO
技术：TTL温度等级：MILITARY
端子形式：THROUGH-HOLE端子位置：DUAL
Base Number Matches：1

SN54AS866JD 数据手册

 浏览型号SN54AS866JD的Datasheet PDF文件第2页浏览型号SN54AS866JD的Datasheet PDF文件第3页浏览型号SN54AS866JD的Datasheet PDF文件第4页浏览型号SN54AS866JD的Datasheet PDF文件第5页浏览型号SN54AS866JD的Datasheet PDF文件第6页浏览型号SN54AS866JD的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢀ ꢅ ꢆ ꢆꢇ ꢈ ꢀꢁꢉꢃ ꢄꢀ ꢅ ꢆꢆ ꢄ  
ꢅ ꢊꢋꢌ ꢍꢈ ꢎ ꢄꢏꢁ ꢌꢍ ꢐꢑꢒ ꢈꢓꢔ ꢎꢕꢄ ꢖꢄꢍꢔ ꢖꢀ  
ꢗ
ꢗ
SDAS183A − DECEMBER 1982 − REVISED JUNE 1990  
SN54AS866 . . . JD PACKAGE  
SN74AS866A . . . N PACKAGE  
(TOP VIEW)  
• Package Options Include Plastic Small  
Outline Packages, Both Plastic and Ceramic  
Chip Carriers, and Standard Plastic and  
Ceramic DIPs  
QLE  
L/A  
V
CC  
1
28  
27  
26  
25  
24  
• Input and Output Latches with Active-High  
CLRQ  
PLE  
P7  
2
Enables  
p < Qin  
P > Qin  
Q7  
3
• Fast Compare to Zero  
4
P6  
5
• Arithmetic and Logical Comparison  
• Open-Collector P = Q Output  
Q6  
6
23 P5  
7
22  
21  
20  
19  
18  
17  
16  
15  
Q5  
P4  
8
Q4  
P3  
description  
9
Q3  
P2  
10  
11  
12  
13  
14  
These Advanced Schottky devices are capable of  
performing high-speed arithmetic or logical  
comparisons on two 8-bit binary or two’s  
complement words. Three fully decoded  
decisions about words P and Q are externally  
available at the outputs. These devices are fully  
expandable to any word length by connecting the  
totem pole P>Q and P<Q outputs of each stage to  
the P>Q and P<Q inputs of the next higher-order  
stage. The cascading paths are implemented with  
only a two-gate-level delay to reduce overall  
comparison times for long words. The open-  
collector P=Q output may be wire-ANDed  
together.  
Q2  
P1  
Q1  
P0  
Q0  
P < Qout  
P > Qout  
OLE  
P = Qout  
GND  
SN54AS866 . . . FK PACKAGE  
SN74AS866A . . . FN PACKAGE  
(TOP VIEW)  
4
3
2 1 28 27 26  
5
6
7
8
9
25 P7  
Q7  
Q6  
Q5  
Q4  
Q3  
Q2  
Q1  
Both input words P and Q plus all three outputs  
(P>Q, P<Q, and P = Q) are equipped with latches  
to provide the designer with temporary data  
storage for avoiding race conditions. The enable  
circuitry is implemented with minimal delay times  
to enhance performance when the devices are  
cascaded for longer word lengths. Each latch is  
transparent when the appropriate latch enable,  
PLE, QLE, or OLE is high.  
24  
23  
22  
21  
20  
19  
P6  
P5  
P4  
P3  
P2  
P1  
10  
11  
12 13 14 15 16 17 18  
The enable inputs PLE and QLE and data inputs  
P and Q utilize pnp input transistors to reduce the  
low-level input current requirement to typically  
−0.25 mA, which minimizes loading effects.  
The Q register may be cleared to zero for a fast comparison of the P word to zero.  
The SN54AS866 is characterized for operation over the full military temperature range of −55°C to 125°C. The  
SN74AS866A is characterized for operation from 0°C to 70°C.  
Copyright 1990, Texas Instruments Incorporated  
ꢐ ꢁꢘ ꢒꢀꢀ ꢔ ꢍꢙ ꢒꢖꢚ ꢌꢀ ꢒ ꢁ ꢔꢍꢒ ꢑ ꢛꢜ ꢝꢞ ꢟꢠꢡ ꢢꢣ ꢤꢥꢛ ꢡꢠ ꢥꢛꢦ ꢝꢥꢞ ꢕꢖ ꢔ ꢑ ꢐ ꢓꢍ ꢌꢔ ꢁ  
ꢬ
ꢑ
ꢄ
ꢍ
ꢄ
ꢝ
ꢥ
ꢧ
ꢠ
ꢨ
ꢣ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢡ
ꢢ
ꢨ
ꢨ
ꢤ
ꢥ
ꢛ
ꢦ
ꢞ
ꢠ
ꢧ
ꢩ
ꢢ
ꢪ
ꢫ
ꢝ
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢟ
ꢦ
ꢛ
ꢤ
ꢕ
ꢨ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢞ
ꢡ
ꢠ
ꢥ
ꢧ
ꢠ
ꢨ
ꢣ
ꢛ
ꢠ
ꢞ
ꢩ
ꢤ
ꢡ
ꢝ
ꢧ
ꢝ
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢞ
ꢩ
ꢤ
ꢨ
ꢛ
ꢜ
ꢤ
ꢛ
ꢤ
ꢨ
ꢣ
ꢞ
ꢠ
ꢧ
ꢍ
ꢤ
ꢭ
ꢦ
ꢞ
ꢌ
ꢥ
ꢞ
ꢛ
ꢨ
ꢢ
ꢣ
ꢤ
ꢥ
ꢛ
ꢞ
ꢞ
ꢛ
ꢦ
ꢥ
ꢟ
ꢦ
ꢨ
ꢟ
ꢮ
ꢦ
ꢨ
ꢨ
ꢦ
ꢥ
ꢛ
ꢯ
ꢬ
ꢕ
ꢨ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢝ
ꢩꢦ ꢨ ꢦ ꢣ ꢤ ꢛ ꢤ ꢨ ꢞ ꢬ  
ꢠ
ꢥ
ꢩ
ꢨ
ꢠ
ꢡ
ꢤ
ꢞ
ꢞ
ꢝ
ꢥ
ꢰ
ꢟ
ꢠ
ꢤ
ꢞ
ꢥ
ꢠ
ꢛ
ꢥ
ꢤ
ꢡ
ꢤ
ꢞ
ꢞ
ꢦ
ꢨ
ꢝ
ꢫ
ꢯ
ꢝ
ꢥ
ꢡ
ꢫ
ꢢ
ꢟ
ꢤ
ꢛ
ꢤ
ꢞ
ꢛ
ꢝ
ꢥ
ꢰ
ꢠ
ꢧ
ꢦ
ꢫ
ꢫ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001  
1234567

中文翻译

下载PDF

与SN54AS866JD相关器件

型号 品牌 获取价格 描述 数据表
SN54AS867 TI

获取价格

 		SYNCHRONOUS 8-BIT UP/DOWN COUNTERS
SN54AS867_06 TI

获取价格

 		SYNCHRONOUS 8-BIT UP/DOWN COUNTERS
SN54AS867_07 TI

获取价格

 		SYNCHRONOUS 8-BIT UP/DOWN COUNTERS
SN54AS867FH-00 TI

获取价格

 		AS SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT BIDIRECTIONAL BINARY COUNTER, CQCC28
SN54AS867FK TI

获取价格

 		SYNCHRONOUS 8-BIT UP/DOWN COUNTERS
SN54AS867JT TI

获取价格

 		SYNCHRONOUS 8-BIT UP/DOWN COUNTERS
SN54AS867JT-00 TI

获取价格

 		AS SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT BIDIRECTIONAL BINARY COUNTER, CDIP24
SN54AS869 TI

获取价格

 		SYNCHRONOUS 8-BIT UP/DOWN COUNTERS
SN54AS869FH TI

获取价格

 		IC,COUNTER,UP/DOWN,8-BIT BINARY,AS-TTL,LLCC,28PIN,CERAMIC
SN54AS869FK TI

获取价格

 		SYNCHRONOUS 8-BIT UP/DOWN COUNTERS

与SN54AS866JD相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证