Datasheet > SN54AS867FH-00

SN54AS867FH-00

更新时间： 2024-11-15 15:51:59

品牌	Logo	应用领域
德州仪器 - TI		输出元件逻辑集成电路触发器
页数	文件大小	规格书
26页	528K
描述
AS SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT BIDIRECTIONAL BINARY COUNTER, CQCC28

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

SN54AS867FH-00 技术参数

生命周期：	Obsolete	包装说明：	QCCN,
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.72	Is Samacsys：	N
其他特性：	TCO OUTPUT	计数方向：	BIDIRECTIONAL
系列：	AS	JESD-30 代码：	S-CQCC-N28
长度：	11.43 mm	负载电容（CL）：	50 pF
负载/预设输入：	YES	逻辑集成电路类型：	BINARY COUNTER
工作模式：	SYNCHRONOUS	位数：	8
功能数量：	1	端子数量：	28
最高工作温度：	125 °C	最低工作温度：	-55 °C
封装主体材料：	CERAMIC, METAL-SEALED COFIRED	封装代码：	QCCN
封装形状：	SQUARE	封装形式：	CHIP CARRIER
最大电源电流（ICC）：	195 mA	传播延迟（tpd）：	16 ns
认证状态：	Not Qualified	座面最大高度：	2.54 mm
最大供电电压 (Vsup)：	5.5 V	最小供电电压 (Vsup)：	4.5 V
标称供电电压 (Vsup)：	5 V	表面贴装：	YES
技术：	TTL	温度等级：	MILITARY
端子形式：	NO LEAD	端子节距：	1.27 mm
端子位置：	QUAD	触发器类型：	POSITIVE EDGE
宽度：	11.43 mm	最小 fmax：	40 MHz
Base Number Matches：	1

SN54AS867FH-00 数据手册

SN54AS867, SN54AS869

SN74ALS867A, SN74ALS869, SN74AS867, SN74AS869

SYNCHRONOUS 8-BIT UP/DOWN COUNTERS

SDAS115C – DECEMBER 1982 – REVISED JANUARY 1995

SN54AS867, SN54AS869 . . . JT PACKAGE

• Fully Programmable With Synchronous

SN74ALS867A, SN74ALS869, SN74AS867,

SN74AS869 . . . DW OR NT PACKAGE

(TOP VIEW)

Counting and Loading

• SN74ALS867A and ′AS867 Have

Asynchronous Clear; SN74ALS869 and

′AS869 Have Synchronous Clear

ENP

• Fully Independent Clock Circuit

Simplifies Use

• Ripple-Carry Output for n-Bit Cascading

• Package Options Include Plastic

Small-Outline (DW) Packages, Ceramic

Chip Carriers (FK), and Standard Plastic

(NT) and Ceramic (JT) 300-mil DIPs

ENT

GND

CLK

description

RCO

These synchronous, presettable, 8-bit up/down

counters feature internal-carry look-ahead

circuitry for cascading in high-speed counting

applications. Synchronous operation is provided

by having all flip-flops clocked simultaneously so

that the outputs change coincidentally with each

other when so instructed by the count-enable

(ENP, ENT) inputs and internal gating. This mode

of operation eliminates the output counting spikes

normally associated with asynchronous (ripple-

clock) counters. A buffered clock (CLK) input

triggers the eight flip-flops on the rising (positive-

going) edge of the clock waveform.

SN54AS867, SN54AS869 . . . FK PACKAGE

(TOP VIEW)

1 28 27 26

These counters are fully programmable; they may

be preset to any number between 0 and 255. The

load-input circuitry allows parallel loading of the

cascaded counters. Because loading is

synchronous, selecting the load mode disables

the counter and causes the outputs to agree with

the data inputs after the next clock pulse.

12 13 14 15 16 17 18

NC – No internal connection

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without

additional gating. Two count-enable (ENP and ENT) inputs and a ripple-carry (RCO) output are instrumental

in accomplishing this function. Both ENP and ENT must be low to count. The direction of the count is determined

by the levels of the select (S0, S1) inputs as shown in the function table. ENT is fed forward to enable RCO. RCO

thus enabled produces a low-level pulse while the count is zero (all outputs low) counting down or 255 counting

up (all outputs high). This low-level overflow-carry pulse can be used to enable successive cascaded stages.

Transitions at ENP and ENT are allowed regardless of the level of CLK. All inputs are diode clamped to minimize

transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. With the exception of the asynchronous clear on the

SN74ALS867A and ′AS867, changes at S0 and S1 that modify the operating mode have no effect on the Q

outputs until clocking occurs. For the ′AS867 and ′AS869, any time ENP and/or ENT is taken high, RCO either

goes or remains high. For the SN74ALS867A and SN74ALS869, any time ENT is taken high, RCO either goes

or remains high. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely

by the conditions meeting the stable setup and hold times.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...26

中文翻译

下载PDF

与SN54AS867FH-00相关器件

型号	品牌	获取价格	描述	数据表
SN54AS867FK	TI	获取价格	SYNCHRONOUS 8-BIT UP/DOWN COUNTERS
SN54AS867JT	TI	获取价格	SYNCHRONOUS 8-BIT UP/DOWN COUNTERS
SN54AS867JT-00	TI	获取价格	AS SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT BIDIRECTIONAL BINARY COUNTER, CDIP24
SN54AS869	TI	获取价格	SYNCHRONOUS 8-BIT UP/DOWN COUNTERS
SN54AS869FH	TI	获取价格	IC,COUNTER,UP/DOWN,8-BIT BINARY,AS-TTL,LLCC,28PIN,CERAMIC
SN54AS869FK	TI	获取价格	SYNCHRONOUS 8-BIT UP/DOWN COUNTERS
SN54AS869JT	TI	获取价格	SYNCHRONOUS 8-BIT UP/DOWN COUNTERS
SN54AS869JT-00	TI	获取价格	AS SERIES, SYN POSITIVE EDGE TRIGGERED 8-BIT BIDIRECTIONAL BINARY COUNTER, CDIP24
SN54AS86A	TI	获取价格	QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN54AS86AFK	TI	获取价格	QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

与SN54AS867FH-00相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

11
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

4
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

30
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

13

产品中心

服务支持

精选活动

关于我们

帮助中心

SN54AS867FH-00

SN54AS867FH-00 技术参数

SN54AS867FH-00 数据手册

与SN54AS867FH-00相关器件

与SN54AS867FH-00相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN54AS867FH-00

SN54AS867FH-00 技术参数

SN54AS867FH-00 数据手册

与SN54AS867FH-00相关器件

与SN54AS867FH-00相关文章

您还可以找

您在本页遇到什么问题？