5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 移位寄存器> SN54AHC595W
SN54AHC595W PDF预览

SN54AHC595W

更新时间： 2024-11-01 23:06:07
品牌 Logo 应用领域
德州仪器 - TI 移位寄存器输出元件
页数 文件大小 规格书
17页 444K
描述
8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS

阅读下载

中文翻译

获取价格

SN54AHC595W 技术参数

生命周期：Obsolete零件包装代码：DFP
包装说明：DFP,针数：16
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.84其他特性：PARALLEL OUTPUT IS REGISTERED
计数方向：RIGHT系列：AHC
JESD-30 代码：R-GDFP-F16长度：10.2 mm
逻辑集成电路类型：SERIAL IN PARALLEL OUT位数：8
功能数量：1端子数量：16
最高工作温度：125 °C最低工作温度：-55 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：CERAMIC, GLASS-SEALED封装代码：DFP
封装形状：RECTANGULAR封装形式：FLATPACK
传播延迟（tpd）：18.5 ns认证状态：Not Qualified
座面最大高度：2.03 mm最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：2 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：CMOS
温度等级：MILITARY端子形式：FLAT
端子节距：1.27 mm端子位置：DUAL
触发器类型：POSITIVE EDGE宽度：6.73 mm
最小 fmax：115 MHzBase Number Matches：1

SN54AHC595W 数据手册

 浏览型号SN54AHC595W的Datasheet PDF文件第2页浏览型号SN54AHC595W的Datasheet PDF文件第3页浏览型号SN54AHC595W的Datasheet PDF文件第4页浏览型号SN54AHC595W的Datasheet PDF文件第5页浏览型号SN54AHC595W的Datasheet PDF文件第6页浏览型号SN54AHC595W的Datasheet PDF文件第7页 
ꢀ
ꢁ
ꢂ
ꢊ
ꢎ
ꢃ
ꢄ
ꢍ
ꢕ
ꢅ
ꢎ
ꢖ
ꢆ
ꢀ
ꢎ
ꢂ
ꢅ
ꢗ
ꢇ
ꢍ
ꢂ
ꢏ
ꢖ
ꢈ
ꢎ
ꢎ
ꢀ
ꢐ
ꢐ
ꢁ
ꢉ
ꢑ
ꢑ
ꢃ
ꢒ
ꢒ
ꢄ
ꢅ
ꢎ
ꢎ
ꢆ
ꢑ
ꢑ
ꢂ
ꢐ
ꢐ
ꢇ
ꢂ
ꢀ
ꢀ
ꢋ
ꢌ
ꢍꢀ  
ꢓ
ꢍ
ꢎ
ꢅ
ꢔ
ꢋ
ꢀ
ꢎ
ꢄ
ꢑ
ꢍ
ꢀ
SCLS373I − MAY 1997 − REVISED JUNE 2004  
SN54AHC595 . . . J OR W PACKAGE  
SN74AHC595 . . . D, DB, N, NS, OR PW PACKAGE  
(TOP VIEW)  
D
D
D
D
Operating Range 2-V to 5.5-V V  
CC  
8-Bit Serial-In, Parallel-Out Shift  
Shift Register Has Direct Clear  
Q
Q
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
B
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
Q
C
D
A
Q
SER  
OE  
D
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
Q
E
Q
12 RCLK  
F
11  
10  
9
Q
SRCLK  
SRCLR  
G
− 1000-V Charged-Device Model (C101)  
Q
H
GND  
Q
H′  
description/ordering information  
The ’AHC595 devices contain an 8-bit serial-in,  
parallel-out shift register that feeds an 8-bit D-type  
storage register. The storage register has parallel  
3-state outputs. Separate clocks are provided for  
both the shift and storage registers. The shift  
register has a direct overriding clear (SRCLR)  
input, serial (SER) input, and a serial output for  
cascading. When the output-enable (OE) input is  
SN54AHC595 . . . FK PACKAGE  
(TOP VIEW)  
3
2
1 20 19  
18  
SER  
OE  
Q
4
5
6
7
8
D
Q
17  
16  
E
NC  
NC  
high, all outputs, except Q , are in the  
H′  
15 RCLK  
14  
9 10 11 12 13  
Q
F
high-impedance state.  
SRCLK  
Q
G
Both the shift-register clock (SRCLK) and  
storage-register clock (RCLK) are positive-edge  
triggered. If both clocks are connected together,  
the shift register always is one clock pulse ahead  
of the storage register.  
NC − No internal connection  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
PDIP − N  
SOIC − D  
Tube  
SN74AHC595N  
SN74AHC595N  
Tube  
SN74AHC595D  
AHC595  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
SN74AHC595DR  
SN74AHC595NSR  
SN74AHC595DBR  
SN74AHC595PW  
SN74AHC595PWR  
SNJ54AHC959J  
SNJ54AHC595W  
SNJ54AHC595FK  
−40°C to 85°C  
SOP − NS  
AHC595  
HA595  
SSOP − DB  
TSSOP − PW  
HA595  
Tape and reel  
Tube  
CDIP − J  
CFP − W  
LCCC − FK  
SNJ54AHC595J  
SNJ54AHC595W  
SNJ54AHC595FK  
Tube  
−55°C to 125°C  
Tube  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines  
are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2004, Texas Instruments Incorporated  
ꢖ ꢁ ꢘꢑꢀꢀ ꢕ ꢎꢅ ꢑꢐꢓ ꢍꢀ ꢑ ꢁ ꢕꢎꢑꢙ ꢚꢛ ꢜꢝ ꢞꢟꢠ ꢡꢢꢣ ꢤꢚ ꢠꢟ ꢤꢚꢥ ꢜꢤꢝ ꢗꢐ ꢕ ꢙ ꢖ ꢆꢎ ꢍꢕ ꢁ  
ꢚ
ꢙ
ꢄ
ꢎ
ꢄ
ꢜ
ꢤ
ꢦ
ꢟ
ꢧ
ꢢ
ꢥ
ꢚ
ꢜ
ꢟ
ꢤ
ꢠ
ꢡ
ꢧ
ꢧ
ꢣ
ꢤ
ꢚ
ꢥ
ꢝ
ꢟ
ꢦ
ꢨ
ꢡ
ꢩ
ꢪ
ꢜ
ꢠ
ꢥ
ꢚ
ꢜ
ꢟ
ꢤ
ꢞ
ꢥ
ꢣ
ꢫ
ꢗ
ꢧ
ꢟ
ꢞ
ꢡ
ꢠ
ꢚ
ꢝ
ꢠ
ꢟ
ꢤ
ꢦ
ꢟ
ꢧ
ꢢ
ꢚ
ꢟ
ꢝ
ꢨ
ꢣ
ꢠ
ꢜ
ꢦ
ꢜ
ꢠ
ꢥ
ꢚ
ꢜ
ꢟ
ꢤ
ꢝ
ꢨ
ꢣ
ꢧ
ꢚ
ꢛ
ꢣ
ꢚ
ꢣ
ꢧ
ꢢ
ꢝ
ꢟ
ꢦ
ꢎ
ꢣ
ꢬ
ꢥ
ꢝ
ꢍ
ꢤ
ꢝ
ꢚ
ꢧ
ꢡ
ꢢ
ꢣ
ꢤ
ꢚ
ꢝ
ꢝ
ꢚ
ꢥ
ꢤ
ꢞ
ꢥ
ꢧ
ꢞ
ꢭ
ꢥ
ꢧ
ꢧ
ꢥ
ꢤ
ꢚ
ꢮ
ꢫ
ꢗ
ꢧ
ꢟ
ꢞ
ꢡ
ꢠ
ꢚ
ꢜ
ꢟ
ꢤ
ꢨꢥ ꢧ ꢥ ꢢ ꢣ ꢚ ꢣ ꢧ ꢝ ꢫ  
ꢨ
ꢧ
ꢟ
ꢠ
ꢣ
ꢝ
ꢝ
ꢜ
ꢤ
ꢯ
ꢞ
ꢟ
ꢣ
ꢝ
ꢤ
ꢟ
ꢚ
ꢤ
ꢣ
ꢠ
ꢣ
ꢝ
ꢝ
ꢥ
ꢧ
ꢜ
ꢪ
ꢮ
ꢜ
ꢤ
ꢠ
ꢪ
ꢡ
ꢞ
ꢣ
ꢚ
ꢣ
ꢝ
ꢚ
ꢜ
ꢤ
ꢯ
ꢟ
ꢦ
ꢥ
ꢪ
ꢪ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...17

中文翻译

下载PDF

与SN54AHC595W相关器件

型号 品牌 获取价格 描述 数据表
SN54AHC595WR TI

获取价格

 		AHC SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDFP16, CERAMI
SN54AHC74 TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54AHC74_06 TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54AHC74_15 TI

获取价格

 		Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset
SN54AHC74FK TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54AHC74J TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54AHC74W TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SN54AHC74WR TI

获取价格

 		AHC SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, CERAMI
SN54AHC86 TI

获取价格

 		QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN54AHC86_07 TI

获取价格

 		QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

与SN54AHC595W相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证