SN54AHC74, SN74AHC74
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH CLEAR AND PRESET
SCLS255J – DECEMBER 1995 – REVISED JULY 2003
Operating Range 2-V to 5.5-V V
ESD Protection Exceeds JESD 22
CC
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
Latch-Up Performance Exceeds 250 mA Per
JESD 17
SN74AHC74 . . . RGY PACKAGE
(TOP VIEW)
SN54AHC74 . . . J OR W PACKAGE
SN74AHC74 . . . D, DB, DGV, N, NS,
OR PW PACKAGE
SN54AHC74 . . . FK PACKAGE
(TOP VIEW)
(TOP VIEW)
1
14
1CLR
1D
V
CC
13 2CLR
1
2
3
4
5
6
7
14
3
2
1
20 19
18
1D
1CLK
1PRE
1Q
13 2CLR
12 2D
2
3
4
5
6
2D
1CLK
NC
4
5
6
7
8
12
11
10
9
1CLK
1PRE
1Q
2D
NC
17
16
11
10
9
2CLK
2PRE
2Q
2CLK
2PRE
2Q
2CLK
1PRE
NC
15 NC
14
9 10 11 12 13
1Q
1Q
2PRE
1Q
7
8
8
GND
2Q
NC – No internal connection
description/ordering information
The ’AHC74 dual positive-edge-triggered devices are D-type flip-flops.
A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the
other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time
requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs
at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval,
data at the D input can be changed without affecting the levels at the outputs.
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
QFN – RGY
PDIP – N
Tape and reel
Tube
SN74AHC74RGYR
SN74AHC74N
HA74
SN74AHC74N
Tube
SN74AHC74D
SOIC – D
AHC74
Tape and reel
Tape and reel
Tape and reel
Tube
SN74AHC74DR
SN74AHC74NSR
SN74AHC74DBR
SN74AHC74PW
SN74AHC74PWR
SN74AHC74DGVR
SNJ54AHC74J
–40°C to 85°C
SOP – NS
AHC74
HA74
SSOP – DB
TSSOP – PW
HA74
Tape and reel
Tape and reel
Tube
TVSOP – DGV
CDIP – J
HA74
SNJ54AHC74J
SNJ54AHC74W
SNJ54AHC74FK
–55°C to 125°C
CFP – W
Tube
SNJ54AHC74W
SNJ54AHC74FK
LCCC – FK
Tube
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2003, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265