ꢀꢁꢂ ꢃ ꢄꢅ ꢆꢂ ꢇ ꢈ ꢉ ꢀꢁꢇ ꢃ ꢄ ꢅꢆ ꢂꢇ ꢈꢄ
ꢊ ꢋꢆꢄꢌ ꢆ ꢍꢄꢁꢀ ꢎꢄꢍꢏ ꢁꢆ ꢐꢑꢆ ꢒꢎ ꢏ ꢌꢄꢆꢋ ꢓ ꢏꢀ
ꢔ ꢕꢆ ꢓ ꢈ ꢑꢀꢆꢄꢆ ꢏ ꢊ ꢖꢆ ꢎ ꢖꢆꢀ
SCBS190F − JANUARY 1991 − REVISED SEPTEMBER 2003
D
Typical V
(Output Ground Bounce)
D
Latch-Up Performance Exceeds 500 mA Per
JEDEC Standard JESD 17
OLP
<1 V at V
= 5 V, T = 25°C
CC
A
D
High-Drive Outputs (−32-mA I , 64-mA I
)
D
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
OH
OL
D
I
Supports Partial-Power-Down Mode
off
Operation
SN54ABT573 . . . J OR W PACKAGE
SN74ABT573A . . . DB, DW, N, NS,
OR PW PACKAGE
SN74ABT573A . . . RGY PACKAGE
(TOP VIEW)
SN54ABT573 . . . FK PACKAGE
(TOP VIEW)
(TOP VIEW)
1
20
OE
1D
2D
3D
4D
5D
6D
7D
8D
V
CC
1Q
1
2
3
4
5
6
7
8
9
10
20
19
3
2
1
20 19
18
19
18
17
16
15
14
13
12
2
3
4
5
6
7
8
9
1D
2D
3D
4D
5D
6D
7D
8D
1Q
2Q
3Q
4Q
5Q
6Q
7Q
8Q
2Q
3Q
4Q
5Q
6Q
3D
4D
5D
6D
7D
4
5
6
7
8
18 2Q
17
16
15
14
17
16
15
14
13
12
11
3Q
4Q
5Q
6Q
7Q
8Q
LE
9 10 11 12 13
10
11
GND
description/ordering information
These 8-bit latches feature 3-state outputs designed specifically for driving highly capacitive or relatively
low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional
bus drivers, and working registers.
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
PDIP − N
Tube
SN74ABT573AN
SN74ABT573AN
AB573A
QFN − RGY
Tape and reel SN74ABT573ARGYR
Tube SN74ABT573ADW
SOIC − DW
ABT573A
Tape and reel SN74ABT573ADWR
Tape and reel SN74ABT573ANSR
Tape and reel SN74ABT573ADBR
SOP − NS
ABT573A
AB573A
−40°C to 85°C
SSOP − DB
Tube
SN74ABT573APW
TSSOP − PW
AB573A
AB573A
Tape and reel SN74ABT573APWR
SN74ABT573AGQNR
VFBGA − GQN
VFBGA − ZQN (Pb-free)
CDIP − J
Tape and reel
SN74ABT573AZQNR
Tube
Tube
Tube
SNJ54ABT573J
SNJ54ABT573W
SNJ54ABT573FK
SNJ54ABT573J
SNJ54ABT573W
SNJ54ABT573FK
CFP − W
−55°C to 125°C
LCCC − FK
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢎ
ꢎ
ꢍ
ꢊ
ꢦ
ꢐ
ꢡ
ꢝ
ꢖ
ꢋ
ꢟ
ꢆ
ꢠ
ꢪ
ꢕ
ꢚ
ꢊ
ꢘ
ꢛ
ꢁ
ꢙ
ꢐ
ꢄ
ꢆ
ꢄ
ꢗ
ꢘ
ꢢ
ꢡ
ꢙ
ꢚ
ꢠ
ꢠ
ꢛ
ꢜ
ꢝ
ꢝ
ꢘ
ꢞ
ꢞ
ꢗ
ꢗ
ꢣ
ꢚ
ꢚ
ꢛ
ꢘ
ꢘ
ꢚ
ꢗ
ꢟ
ꢟ
ꢣ
ꢟ
ꢠ
ꢡ
ꢛ
ꢛ
ꢢ
ꢢ
ꢘ
ꢞ
ꢝ
ꢜ
ꢟ
ꢟ
ꢟ
ꢘ
ꢚ
ꢙ
ꢣ
ꢡ
ꢤ
ꢟ
ꢟ
ꢥ
ꢗ
ꢠ
ꢝ
ꢟ
ꢞ
ꢗ
ꢞ
ꢫ
ꢚ
ꢛ
ꢘ
ꢡ
ꢦ
ꢝ
ꢘ
ꢦ
ꢞ
ꢞ
ꢢ
ꢟ
ꢢ
ꢧ
Copyright 2003, Texas Instruments Incorporated
ꢊ ꢘ ꢣ ꢛ ꢚꢦ ꢡꢠ ꢞꢟ ꢠꢚ ꢜꢣ ꢥꢗ ꢝꢘ ꢞ ꢞꢚ ꢭꢕ ꢌꢑ ꢎꢍ ꢮ ꢑꢈꢯꢂ ꢈꢂꢉ ꢝꢥꢥ ꢣꢝ ꢛ ꢝ ꢜꢢ ꢞꢢꢛ ꢟ ꢝ ꢛ ꢢ ꢞꢢ ꢟꢞꢢ ꢦ
ꢛ
ꢚ
ꢠ
ꢞ
ꢚ
ꢛ
ꢜ
ꢞ
ꢚ
ꢟ
ꢣ
ꢗ
ꢙ
ꢗ
ꢠ
ꢢ
ꢛ
ꢞ
ꢨ
ꢞ
ꢢ
ꢛ
ꢚ
ꢙ
ꢆ
ꢢ
ꢩ
ꢝ
ꢕ
ꢘ
ꢜ
ꢢ
ꢟ
ꢞ
ꢝ
ꢘ
ꢦ
ꢛ
ꢦ
ꢝ
ꢞ ꢢ ꢟ ꢞꢗ ꢘꢬ ꢚꢙ ꢝ ꢥꢥ ꢣꢝ ꢛ ꢝ ꢜ ꢢ ꢞ ꢢ ꢛ ꢟ ꢧ
ꢛ
ꢝ
ꢘ
ꢞ
ꢫ
ꢧ
ꢎ
ꢛ
ꢚ
ꢦ
ꢞ
ꢗ
ꢚ
ꢠ
ꢢ
ꢟ
ꢗ
ꢘ
ꢬ
ꢦ
ꢚ
ꢢ
ꢚ
ꢞ
ꢘ
ꢢ
ꢠ
ꢢ
ꢟ
ꢝ
ꢛ
ꢗ
ꢥ
ꢗ
ꢘ
ꢠ
ꢥ
ꢡ
ꢡ ꢘꢥ ꢢꢟꢟ ꢚ ꢞꢨꢢ ꢛ ꢪꢗ ꢟꢢ ꢘ ꢚꢞꢢ ꢦꢧ ꢊ ꢘ ꢝꢥ ꢥ ꢚ ꢞꢨꢢ ꢛ ꢣꢛ ꢚ ꢦꢡꢠ ꢞꢟ ꢉ ꢣꢛ ꢚ ꢦꢡꢠ ꢞꢗꢚ ꢘ
ꢞ
ꢣ
ꢛ
ꢚ
ꢠ
ꢢ
ꢟ
ꢟ
ꢗ
ꢘ
ꢬ
ꢦ
ꢚ
ꢢ
ꢟ
ꢘ
ꢚ
ꢞ
ꢘ
ꢢ
ꢠ
ꢢ
ꢟ
ꢟ
ꢝ
ꢛ
ꢗ
ꢥ
ꢫ
ꢗ
ꢘ
ꢠ
ꢥ
ꢡ
ꢦꢢ
ꢞ
ꢢ
ꢟ
ꢗ
ꢘ
ꢬ
ꢚ
ꢙ
ꢝ
ꢥ
ꢥ
ꢣ
ꢝ
ꢛ
ꢝ
ꢜꢢ
ꢞ
ꢢꢛ
ꢟ
ꢧ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265