5秒后页面跳转
SMJ320C6201 PDF预览

SMJ320C6201

更新时间: 2024-11-14 02:58:27
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
64页 933K
描述
DIGITAL SIGNAL PROCESSORS

SMJ320C6201 数据手册

 浏览型号SMJ320C6201的Datasheet PDF文件第2页浏览型号SMJ320C6201的Datasheet PDF文件第3页浏览型号SMJ320C6201的Datasheet PDF文件第4页浏览型号SMJ320C6201的Datasheet PDF文件第5页浏览型号SMJ320C6201的Datasheet PDF文件第6页浏览型号SMJ320C6201的Datasheet PDF文件第7页 
ꢀꢁ ꢂ ꢃ ꢄ ꢅꢆ ꢃ ꢄ ꢇꢈ ꢉ ꢀꢁ ꢊ ꢂ ꢃꢄ ꢅꢆ ꢃꢄ ꢇꢈ  
ꢋꢌ ꢍꢌ ꢎꢏꢐ ꢀꢌ ꢍ ꢑꢏꢐ ꢒꢓ ꢔ ꢅꢕ ꢀ ꢀꢔ ꢓ  
SGUS031B – APRIL 2000 – REVISED AUGUST 2001  
GLP  
D
D
Highest Performance Fixed-Point Digital  
Signal Processor (DSP) SM/SMJ320C6201B  
– 5-, 6.7-ns Instruction Cycle Time  
– 150 and 200-MHz Clock Rate  
– Eight 32-Bit Instructions/Cycle  
– 1200 and 1600 MIPS  
429-PIN BALL GRID ARRAY (BGA) PACKAGE  
(BOTTOM VIEW)  
AA  
Y
W
V
U
T
R
P
N
M
L
K
J
H
G
F
VelociTI Advanced Very Long Instruction  
Word (VLIW) C62x CPU Core  
– Eight Independent Functional Units:  
– Six ALUs (32-/40-Bit)  
– Two 16-Bit Multipliers (32-Bit Results)  
– Load-Store Architecture With 32 32-Bit  
General-Purpose Registers  
– Instruction Packing Reduces Code Size  
– All Instructions Conditional  
E
D
C
B
A
D
Instruction Set Features  
– Byte-Addressable (8-, 16-, 32-Bit Data)  
– 32-Bit Address Range  
– 8-Bit Overflow Protection  
– Saturation  
1
3
5
7
9
11 13 15 17 19 21  
10 12 14 16 18 20  
2
4
6
8
– Bit-Field Extract, Set, Clear  
– Bit-Counting  
– Normalization  
D
Two Multichannel Buffered Serial Ports  
(McBSPs)  
– Direct Interface to T1/E1, MVIP, SCSA  
Framers  
D
D
1M-Bit On-Chip SRAM  
– 512K-Bit Internal Program/Cache  
(16K 32-Bit Instructions)  
– 512K-Bit Dual-Access Internal Data  
(64K Bytes) Organized as Two Blocks for  
Improved Concurrency  
– ST-Bus-Switching Compatible  
– Up to 256 Channels Each  
– AC97-Compatible  
– Serial Peripheral Interface (SPI)  
Compatible (Motorola )  
32-Bit External Memory Interface (EMIF)  
– Glueless Interface to Synchronous  
Memories: SDRAM and SBSRAM  
– Glueless Interface to Asynchronous  
Memories: SRAM and EPROM  
D
D
D
Two 32-Bit General-Purpose Timers  
Flexible Phase-Locked Loop (PLL) Clock  
Generator  
IEEE-1149.1 (JTAG ) Boundary-Scan  
Compatible  
D
D
Four-Channel Bootloading  
Direct-Memory-Access (DMA) Controller  
with an Auxiliary Channel  
D
429-Pin BGA Package (GLP Suffix)  
D
CMOS Technology  
– 0.18-µm/5-Level Metal Process  
16-Bit Host-Port Interface (HPI)  
– Access to Entire Memory Map  
D
3.3-V I/Os, 1.8-V Internal  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
C62x and VelociTI are trademarks of Texas Instruments Incorporated.  
Motorola is a trademark of Motorola, Inc.  
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.  
Copyright 2001, Texas Instruments Incorporated  
ꢔ ꢣ ꢧ ꢦ ꢞꢝ ꢠꢟ ꢙꢜ ꢟꢞ ꢡꢧ ꢩꢛ ꢤꢣ ꢙ ꢙꢞ ꢁꢌ ꢐꢯ ꢒꢓ ꢰ ꢯꢂꢱꢲ ꢂꢲꢉ ꢤꢩꢩ ꢧꢤ ꢦ ꢤ ꢡꢢ ꢙꢢꢦ ꢜ ꢤ ꢦ ꢢ ꢙꢢ ꢜꢙꢢ ꢝ  
ꢖ ꢑ ꢐꢕꢀꢀ ꢔ ꢎꢗ ꢕꢓꢘ ꢌꢀ ꢕ ꢑ ꢔꢎꢕꢋ ꢙꢚ ꢛꢜ ꢝꢞꢟ ꢠꢡꢢ ꢣꢙ ꢟꢞ ꢣꢙꢤ ꢛꢣꢜ ꢒꢓ ꢔ ꢋ ꢖ ꢅꢎ ꢌꢔ ꢑ  
ꢥꢛ  
ꢠ ꢣꢩ ꢢꢜꢜ ꢞ ꢙꢚꢢ ꢦ ꢬꢛ ꢜꢢ ꢣ ꢞꢙꢢ ꢝꢪ ꢔ ꢣ ꢤꢩ ꢩ ꢞ ꢙꢚꢢ ꢦ ꢧꢦ ꢞ ꢝꢠꢟ ꢙꢜ ꢉ ꢧꢦ ꢞ ꢝꢠꢟ ꢙꢛꢞ ꢣ  
ꢧꢤ ꢦ ꢤ ꢡ ꢢ ꢙ ꢢ ꢦ ꢜ ꢪ  
1
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251–1443  

与SMJ320C6201相关器件

型号 品牌 获取价格 描述 数据表
SMJ320C6201B TI

获取价格

DIGITAL SIGNAL PROCESSORS
SMJ320C6201BGLE TI

获取价格

DIGITAL SIGNAL PROCESSORS
SMJ320C6201BGLP TI

获取价格

DIGITAL SIGNAL PROCESSORS
SMJ320C6201BGLP-150 TI

获取价格

IC,DSP,32-BIT,CMOS,BGA,429PIN,CERAMIC
SMJ320C6201BGLPW15 TI

获取价格

DIGITAL SIGNAL PROCESSOR
SMJ320C6201BS14 TI

获取价格

FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SMJ320C6201BS16 TI

获取价格

FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SMJ320C6201BW14 TI

获取价格

FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SMJ320C6201BW16 TI

获取价格

FLOATING-POINT DIGITAL SIGNAL PROCESSOR
SMJ320C6203 TI

获取价格

FIXED POINT SIGNAL PROCESSOR