Datasheet > SM65MLVD047PWR

SM65MLVD047PWR

更新时间： 2024-11-11 20:02:27

品牌	Logo	应用领域
德州仪器 - TI		驱动光电二极管接口集成电路驱动器
页数	文件大小	规格书
16页	180K
描述
QUAD LINE DRIVER, PDSO16, PLASTIC, MS-153, TSSOP-16

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

SM65MLVD047PWR 技术参数

生命周期：	Obsolete	零件包装代码：	TSSOP
包装说明：	TSSOP, TSSOP16,.25	针数：	16
Reach Compliance Code：	unknown	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	5.56
差分输出：	YES	驱动器位数：	4
高电平输入电流最大值：	0.00001 A	输入特性：	STANDARD
接口集成电路类型：	LINE DRIVER	接口标准：	EIA-899; TIA-899
JESD-30 代码：	R-PDSO-G16	长度：	5 mm
功能数量：	4	端子数量：	16
最高工作温度：	85 °C	最低工作温度：	-40 °C
最小输出摆幅：	0.48 V	输出特性：	3-STATE
封装主体材料：	PLASTIC/EPOXY	封装代码：	TSSOP
封装等效代码：	TSSOP16,.25	封装形状：	RECTANGULAR
封装形式：	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	电源：	3.3 V
认证状态：	Not Qualified	最大接收延迟：
座面最大高度：	1.2 mm	子类别：	Line Driver or Receivers
最大供电电压：	3.6 V	最小供电电压：	3 V
标称供电电压：	3.3 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子形式：	GULL WING	端子节距：	0.65 mm
端子位置：	DUAL	最大传输延迟：	2.4 ns
宽度：	4.4 mm	Base Number Matches：	1

SM65MLVD047PWR 数据手册

ꢀꢁꢂ ꢃ ꢄ ꢅꢆ ꢇꢈ ꢉꢊ

www.ti.com

SLLS606 − MARCH 2004

ꢄ

ꢋ

ꢅ

ꢌ

ꢍ

ꢎ

ꢏ

ꢍ

ꢁ

ꢌ

ꢐ

ꢅ

ꢆ

ꢇ

ꢀ

ꢑ

ꢋ

ꢒ

ꢇ

ꢍ

ꢓ

ꢔ

ꢕ

ꢔ

ꢁ

ꢌ

ꢍ

ꢒ

ꢅ

ꢍ

ꢁ

ꢔ

ꢇ

ꢕ

ꢍ

ꢆ

ꢔ

ꢕ

FEATURES

DESCRIPTION

Differential Line Drivers for 30-Ω to 55-Ω

Loads and Data Rates Up to 200 Mbps,

Clock Frequencies up to 100 MHz

The SN65MLVD047 is a quadruple line driver that

complies with the TIA/EIA-899 standard, Electrical

Characteristics of Multipoint-Low-Voltage Differential

Signaling (M−LVDS). The output current of this M−LVDS

device has been increased, in comparison to standard

LVDS compliant devices, in order to support doubly

terminated transmission lines and heavily loaded

backplane bus applications. Backplane applications

generally require impedance matching termination

resistors at both ends of the bus. The effective impedance

of a doubly terminated bus can be as low as 30 Ω due to

the bus terminations, as well as the capacitive load of bus

interface devices. SN65MLVD047 drivers allow for

operation with loads as low as 30 Ω. The SN65MLVD047

devices allow for multiple drivers to be present on a single

bus. SN65MLVD047 drivers are high impedance when

disabled or unpowered. Driver edge rate control is

incorporated to support operation. The M−LVDS standard

allows up to 32 nodes (drivers and/or receivers) to be

connected to the same media in a backplane when

multiple bus stubs are expected from the main

(1)

Supports Multipoint Bus Architectures

Meets the Requirements of TIA/EIA-899

Operates from a Single 3.3-V Supply

Characterized for Operation from −405C to

855C

16-Pin SOIC (JEDEC MS-012) and 16-Pin

TSSOP (JEDEC MS-153) Packaging

APPLICATIONS

AdvancedTCAE (ATCAE) Clock Bus Driver

Clock Distribution

Backplane or Cabled Multipoint Data

Transmission in Telecommunications,

Automotive, Industrial, and Other Computer

Systems

transmission

line

interface

devices.

The

Cellular Base Stations

SN65MLVD047 provides 9-kV ESD protection on all bus

pins.

Central-Office and PBX Switching

Bridges and Routers

Low-Power High-Speed Short-Reach

Alternative to TIA/EIA-485

LOGIC DIAGRAM (POSITIVE LOGIC)

1 Y

1 Z

2 Y

2 Z

3 Y

3 Z

4 Y

4 Z

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments

semiconductor products and disclaimers thereto appears at the end of this data sheet.

(1)

The data rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

AdvancedTCA and ATCA are trademarks of the PCI Industrial Computer Manufacturers Group.

ꢎꢕ ꢏ ꢇꢋ ꢖ ꢌꢍ ꢏꢁ ꢇ ꢒꢌꢒ ꢗꢘ ꢙꢚ ꢛ ꢜꢝ ꢞꢗꢚꢘ ꢗꢟ ꢠꢡ ꢛ ꢛ ꢢꢘꢞ ꢝꢟ ꢚꢙ ꢣꢡꢤ ꢥꢗꢠ ꢝꢞꢗ ꢚꢘ ꢦꢝ ꢞꢢꢧ ꢎꢛ ꢚꢦꢡ ꢠꢞꢟ

ꢠ ꢚꢘ ꢙꢚꢛ ꢜ ꢞꢚ ꢟ ꢣꢢ ꢠ ꢗ ꢙꢗ ꢠ ꢝ ꢞꢗ ꢚꢘꢟ ꢣ ꢢꢛ ꢞꢨꢢ ꢞꢢ ꢛ ꢜꢟ ꢚꢙ ꢌꢢꢩ ꢝꢟ ꢍꢘꢟ ꢞꢛ ꢡꢜ ꢢꢘꢞ ꢟ ꢟꢞ ꢝꢘꢦ ꢝꢛ ꢦ ꢪ ꢝꢛ ꢛ ꢝ ꢘꢞꢫꢧ

ꢎꢛ ꢚ ꢦꢡꢠ ꢞ ꢗꢚ ꢘ ꢣꢛ ꢚ ꢠ ꢢ ꢟ ꢟ ꢗꢘ ꢬ ꢦꢚ ꢢ ꢟ ꢘꢚꢞ ꢘꢢ ꢠꢢ ꢟꢟ ꢝꢛ ꢗꢥ ꢫ ꢗꢘꢠ ꢥꢡꢦ ꢢ ꢞꢢ ꢟꢞꢗ ꢘꢬ ꢚꢙ ꢝꢥ ꢥ ꢣꢝ ꢛ ꢝꢜ ꢢꢞꢢ ꢛ ꢟꢧ

12 3 4 5 6 7...16

中文翻译

下载PDF

与SM65MLVD047PWR相关器件

型号	品牌	获取价格	描述	数据表
SM65MLVD080DGGR	TI	获取价格	8 CHANNEL HALF DUPLEX M LVDS LINE TRANSCEIVERS
SM65MLVD082DGGR	TI	获取价格	8 CHANNEL HALF DUPLEX M LVDS LINE TRANSCEIVERS
SM65MLVD128DGGR	TI	获取价格	1:8 LVTTL TO M-LVDS REPEATER DUAL 1:4 LVTTL TO M-LVDS REPEATER
SM65MLVD129DGGR	TI	获取价格	1:8 LVTTL TO M-LVDS REPEATER DUAL 1:4 LVTTL TO M-LVDS REPEATER
SM65MLVD202AD	TI	获取价格	MULTIPOINT-LVDS LINE DRIVER AND RECEIVER
SM65MLVD202ADR	TI	获取价格	LINE TRANSCEIVER, PDSO14, PLASTIC, SOIC-14
SM65MLVD203D	TI	获取价格	MULTIPOINT-LVDS LINE DRIVER AND RECEIVER
SM65MLVD203DR	TI	获取价格	IC,LINE TRANSCEIVER,BICMOS,1 DRIVER,1 RCVR,SOP,14PIN,PLASTIC
SM65MLVD205AD	TI	获取价格	MULTIPOINT-LVDS LINE DRIVER AND RECEIVER
SM65MLVD205ADR	TI	获取价格	LINE TRANSCEIVER, PDSO14, PLASTIC, SOIC-14

与SM65MLVD047PWR相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

23
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

7
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

8
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

31

产品中心

服务支持

精选活动

关于我们

帮助中心

SM65MLVD047PWR

SM65MLVD047PWR 技术参数

SM65MLVD047PWR 数据手册

与SM65MLVD047PWR相关器件

与SM65MLVD047PWR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SM65MLVD047PWR

SM65MLVD047PWR 技术参数

SM65MLVD047PWR 数据手册

与SM65MLVD047PWR相关器件

与SM65MLVD047PWR相关文章

您还可以找

您在本页遇到什么问题？