5秒后页面跳转
捷配首页

Datasheet > SM65MLVD047PWR
SM65MLVD047PWR PDF预览

SM65MLVD047PWR

更新时间： 2024-09-26 20:02:27
品牌 Logo 应用领域
德州仪器 - TI 驱动光电二极管接口集成电路驱动器
页数 文件大小 规格书
16页 180K
描述
QUAD LINE DRIVER, PDSO16, PLASTIC, MS-153, TSSOP-16

阅读下载

中文翻译

获取价格

SM65MLVD047PWR 技术参数

生命周期：Obsolete零件包装代码：TSSOP
包装说明：TSSOP, TSSOP16,.25针数：16
Reach Compliance Code：unknownECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.56
差分输出：YES驱动器位数：4
高电平输入电流最大值：0.00001 A输入特性：STANDARD
接口集成电路类型：LINE DRIVER接口标准：EIA-899; TIA-899
JESD-30 代码：R-PDSO-G16长度：5 mm
功能数量：4端子数量：16
最高工作温度：85 °C最低工作温度：-40 °C
最小输出摆幅：0.48 V输出特性：3-STATE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP16,.25封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH电源：3.3 V
认证状态：Not Qualified最大接收延迟：
座面最大高度：1.2 mm子类别：Line Driver or Receivers
最大供电电压：3.6 V最小供电电压：3 V
标称供电电压：3.3 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子形式：GULL WING端子节距：0.65 mm
端子位置：DUAL最大传输延迟：2.4 ns
宽度：4.4 mmBase Number Matches：1

SM65MLVD047PWR 数据手册

 浏览型号SM65MLVD047PWR的Datasheet PDF文件第2页浏览型号SM65MLVD047PWR的Datasheet PDF文件第3页浏览型号SM65MLVD047PWR的Datasheet PDF文件第4页浏览型号SM65MLVD047PWR的Datasheet PDF文件第5页浏览型号SM65MLVD047PWR的Datasheet PDF文件第6页浏览型号SM65MLVD047PWR的Datasheet PDF文件第7页 
ꢀꢁꢂ ꢃ ꢄ ꢅꢆ ꢇꢈ ꢉꢊ  
www.ti.com  
SLLS606 − MARCH 2004  
ꢄ
ꢋ
ꢅ
ꢌ
ꢍ
ꢎ
ꢏ
ꢍ
ꢁ
ꢌ
ꢐ
ꢅ
ꢆ
ꢇ
ꢀ
ꢑ
ꢋ
ꢒ
ꢇ
ꢇ
ꢍ
ꢓ
ꢓ
ꢔ
ꢕ
ꢔ
ꢁ
ꢌ
ꢍ
ꢒ
ꢅ
ꢅ
ꢍ
ꢁ
ꢔ
ꢇ
ꢕ
ꢍ
ꢆ
ꢔ
ꢕ
FEATURES  
DESCRIPTION  
D
Differential Line Drivers for 30-Ω to 55-Ω  
Loads and Data Rates Up to 200 Mbps,  
Clock Frequencies up to 100 MHz  
The SN65MLVD047 is a quadruple line driver that  
complies with the TIA/EIA-899 standard, Electrical  
Characteristics of Multipoint-Low-Voltage Differential  
Signaling (M−LVDS). The output current of this M−LVDS  
device has been increased, in comparison to standard  
LVDS compliant devices, in order to support doubly  
terminated transmission lines and heavily loaded  
backplane bus applications. Backplane applications  
generally require impedance matching termination  
resistors at both ends of the bus. The effective impedance  
of a doubly terminated bus can be as low as 30 Ω due to  
the bus terminations, as well as the capacitive load of bus  
interface devices. SN65MLVD047 drivers allow for  
operation with loads as low as 30 Ω. The SN65MLVD047  
devices allow for multiple drivers to be present on a single  
bus. SN65MLVD047 drivers are high impedance when  
disabled or unpowered. Driver edge rate control is  
incorporated to support operation. The M−LVDS standard  
allows up to 32 nodes (drivers and/or receivers) to be  
connected to the same media in a backplane when  
multiple bus stubs are expected from the main  
(1)  
D
D
D
D
Supports Multipoint Bus Architectures  
Meets the Requirements of TIA/EIA-899  
Operates from a Single 3.3-V Supply  
Characterized for Operation from −405C to  
855C  
D
16-Pin SOIC (JEDEC MS-012) and 16-Pin  
TSSOP (JEDEC MS-153) Packaging  
APPLICATIONS  
D
D
D
AdvancedTCAE (ATCAE) Clock Bus Driver  
Clock Distribution  
Backplane or Cabled Multipoint Data  
Transmission in Telecommunications,  
Automotive, Industrial, and Other Computer  
Systems  
transmission  
line  
to  
interface  
devices.  
The  
D
D
D
D
Cellular Base Stations  
SN65MLVD047 provides 9-kV ESD protection on all bus  
pins.  
Central-Office and PBX Switching  
Bridges and Routers  
Low-Power High-Speed Short-Reach  
Alternative to TIA/EIA-485  
LOGIC DIAGRAM (POSITIVE LOGIC)  
EN  
EN  
1 Y  
1A  
1 Z  
2 Y  
2A  
2 Z  
3 Y  
3A  
3 Z  
4 Y  
4A  
4 Z  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments  
semiconductor products and disclaimers thereto appears at the end of this data sheet.  
(1)  
The data rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second).  
AdvancedTCA and ATCA are trademarks of the PCI Industrial Computer Manufacturers Group.  
ꢎꢕ ꢏ ꢇꢋ ꢖ ꢌꢍ ꢏꢁ ꢇ ꢒꢌꢒ ꢗꢘ ꢙꢚ ꢛ ꢜꢝ ꢞꢗꢚꢘ ꢗꢟ ꢠꢡ ꢛ ꢛ ꢢꢘꢞ ꢝꢟ ꢚꢙ ꢣꢡꢤ ꢥꢗꢠ ꢝꢞꢗ ꢚꢘ ꢦꢝ ꢞꢢꢧ ꢎꢛ ꢚꢦꢡ ꢠꢞꢟ  
ꢠ ꢚꢘ ꢙꢚꢛ ꢜ ꢞꢚ ꢟ ꢣꢢ ꢠ ꢗ ꢙꢗ ꢠ ꢝ ꢞꢗ ꢚꢘꢟ ꢣ ꢢꢛ ꢞꢨꢢ ꢞꢢ ꢛ ꢜꢟ ꢚꢙ ꢌꢢꢩ ꢝꢟ ꢍꢘꢟ ꢞꢛ ꢡꢜ ꢢꢘꢞ ꢟ ꢟꢞ ꢝꢘꢦ ꢝꢛ ꢦ ꢪ ꢝꢛ ꢛ ꢝ ꢘꢞꢫꢧ  
ꢎꢛ ꢚ ꢦꢡꢠ ꢞ ꢗꢚ ꢘ ꢣꢛ ꢚ ꢠ ꢢ ꢟ ꢟ ꢗꢘ ꢬ ꢦꢚ ꢢ ꢟ ꢘꢚꢞ ꢘꢢ ꢠꢢ ꢟꢟ ꢝꢛ ꢗꢥ ꢫ ꢗꢘꢠ ꢥꢡꢦ ꢢ ꢞꢢ ꢟꢞꢗ ꢘꢬ ꢚꢙ ꢝꢥ ꢥ ꢣꢝ ꢛ ꢝꢜ ꢢꢞꢢ ꢛ ꢟꢧ  
Copyright 2004, Texas Instruments Incorporated  
1234567...16

中文翻译

下载PDF

与SM65MLVD047PWR相关器件

型号 品牌 获取价格 描述 数据表
SM65MLVD080DGGR TI

获取价格

 		8 CHANNEL HALF DUPLEX M LVDS LINE TRANSCEIVERS
SM65MLVD082DGGR TI

获取价格

 		8 CHANNEL HALF DUPLEX M LVDS LINE TRANSCEIVERS
SM65MLVD128DGGR TI

获取价格

 		1:8 LVTTL TO M-LVDS REPEATER DUAL 1:4 LVTTL TO M-LVDS REPEATER
SM65MLVD129DGGR TI

获取价格

 		1:8 LVTTL TO M-LVDS REPEATER DUAL 1:4 LVTTL TO M-LVDS REPEATER
SM65MLVD202AD TI

获取价格

 		MULTIPOINT-LVDS LINE DRIVER AND RECEIVER
SM65MLVD202ADR TI

获取价格

 		LINE TRANSCEIVER, PDSO14, PLASTIC, SOIC-14
SM65MLVD203D TI

获取价格

 		MULTIPOINT-LVDS LINE DRIVER AND RECEIVER
SM65MLVD203DR TI

获取价格

 		IC,LINE TRANSCEIVER,BICMOS,1 DRIVER,1 RCVR,SOP,14PIN,PLASTIC
SM65MLVD205AD TI

获取价格

 		MULTIPOINT-LVDS LINE DRIVER AND RECEIVER
SM65MLVD205ADR TI

获取价格

 		LINE TRANSCEIVER, PDSO14, PLASTIC, SOIC-14

与SM65MLVD047PWR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证