5秒后页面跳转
捷配首页

Datasheet > 驱动程序和接口 > 线路驱动器或接收器> SM65MLVD202AD
SM65MLVD202AD PDF预览

SM65MLVD202AD

更新时间： 2024-09-26 04:03:59
品牌 Logo 应用领域
德州仪器 - TI 线路驱动器或接收器驱动程序和接口接口集成电路光电二极管信息通信管理
页数 文件大小 规格书
26页 548K
描述
MULTIPOINT-LVDS LINE DRIVER AND RECEIVER

阅读下载

中文翻译

获取价格

SM65MLVD202AD 技术参数

生命周期：Obsolete零件包装代码：SOIC
包装说明：SOP, SOP14,.25针数：14
Reach Compliance Code：unknownECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.84
Is Samacsys：N差分输出：YES
驱动器位数：1高电平输入电流最大值：0.00001 A
输入特性：DIFFERENTIAL SCHMITT TRIGGER接口集成电路类型：LINE TRANSCEIVER
接口标准：EIA-899; TIA-899JESD-30 代码：R-PDSO-G14
长度：8.65 mm功能数量：1
端子数量：14最高工作温度：85 °C
最低工作温度：-40 °C最小输出摆幅：0.48 V
最大输出低电流：0.008 A封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装等效代码：SOP14,.25
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
电源：3.3 V认证状态：Not Qualified
最大接收延迟：6 ns接收器位数：1
座面最大高度：1.75 mm子类别：Line Driver or Receivers
最大压摆率：24 mA最大供电电压：3.6 V
最小供电电压：3 V标称供电电压：3.3 V
表面贴装：YES技术：BICMOS
温度等级：INDUSTRIAL端子形式：GULL WING
端子节距：1.27 mm端子位置：DUAL
最大传输延迟：3.5 ns宽度：3.899 mm
Base Number Matches：1

SM65MLVD202AD 数据手册

 浏览型号SM65MLVD202AD的Datasheet PDF文件第2页浏览型号SM65MLVD202AD的Datasheet PDF文件第3页浏览型号SM65MLVD202AD的Datasheet PDF文件第4页浏览型号SM65MLVD202AD的Datasheet PDF文件第5页浏览型号SM65MLVD202AD的Datasheet PDF文件第6页浏览型号SM65MLVD202AD的Datasheet PDF文件第7页 
SN65MLVD200A, SN65MLVD202A  
SN65MLVD204A, SN65MLVD205A  
www.ti.com  
SLLS573–DECEMBER 2003  
MULTIPOINT-LVDS LINE DRIVER AND RECEIVER  
FEATURES  
DESCRIPTION  
•
Low-Voltage Differential 30-Ω to 55-Ω Line  
Drivers and Receivers for Signaling Rates  
Up to 100 Mbps, Clock Frequencies up to  
50 MHz  
The SN65MLVD200A, 202A, 204A, and 205A are  
multipoint-low-voltage differential (M-LVDS) line  
drivers and receivers, which are optimized to operate  
at signaling rates up to 100 Mbps. All parts comply  
with the multipoint low-voltage differential signaling  
(M-LVDS) standard TIA/EIA-899. These circuits are  
similar to their TIA/EIA-644 standard compliant LVDS  
counterparts, with added features to address  
multipoint applications. The driver output has been  
designed to support multipoint buses presenting  
loads as low as 30 Ω, and incorporates controlled  
transition times to allow for stubs off of the backbone  
transmission line.  
(1)  
•
•
Type-1 Receivers Incorporate 25 mV of  
Hysteresis (200A, 202A)  
Type-2 Receivers Provide an Offset(100 mV)  
Threshold to Detect Open-Circuit and Idle-Bus  
Conditions (204A, 205A)  
•
Meets or Exceeds the M-LVDS Standard  
TIA/EIA-899 for Multipoint Data Interchange  
•
•
Power Up/Down Glitch Free  
These devices have Type-1 and Type-2 receivers  
that detect the bus state with as little as 50 mV of  
Controlled Driver Output Voltage Transition  
Times for Improved Signal Quality  
differential input voltage over  
a common-mode  
•
–1 V to 3.4 V Common-Mode Voltage Range  
Allows Data Transfer With 2 V of Ground  
Noise  
voltage range of –1 V to 3.4 V. The Type-1 receivers  
exhibit 25 mV of differential input voltage hysteresis  
to prevent output oscillations with slowly changing  
signals or loss of input. Type-2 receivers include an  
offset threshold to provide a known output state  
under open-circuit, idle-bus, and other fault  
conditions.  
•
•
Bus Pins High Impedance When Disabled or  
VCC ≤ 1.5 V  
200-Mbps Devices Available (SN65MLVD201,  
203, 206, 207)  
The SN65MLVD200A, 202A, 204A, and 205A have  
enhancements over their predecessors. Improved  
features include better controlled slew rate on the  
driver output to help minimize reflections while  
improving overall signal integrity (SI) resulting in  
better jitter performance. Additionally, 8-kV ESD  
protection on the bus pins for more robustness. The  
same footprint definition was maintained making for  
•
•
Bus Pin ESD Protection Exceeds 8 kV  
Package in 8-Pin SOIC (200A, 204A) and  
14-Pin SOIC (202A, 205A)  
•
Improved Alternatives to the SN65MLVD200,  
202, 204, and 205  
APPLICATIONS  
•
an easy drop-in replacement for  
performance upgrade.  
a
system  
Low-Power High-Speed Short-Reach  
Alternative to TIA/EIA-485  
Backplane or Cabled Multipoint Data and  
Clock Transmission  
The devices are characterized for operation from  
–40°C to 85°C.  
•
•
•
•
Cellular Base Stations  
Central-Office Switches  
Network Switches and Routers  
(1) The signaling rate of a line, is the number of voltage  
transitions that are made per second expressed in the nits  
bps (bits per second).  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2003–TBD, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...26

中文翻译

下载PDF

与SM65MLVD202AD相关器件

型号 品牌 获取价格 描述 数据表
SM65MLVD202ADR TI

获取价格

 		LINE TRANSCEIVER, PDSO14, PLASTIC, SOIC-14
SM65MLVD203D TI

获取价格

 		MULTIPOINT-LVDS LINE DRIVER AND RECEIVER
SM65MLVD203DR TI

获取价格

 		IC,LINE TRANSCEIVER,BICMOS,1 DRIVER,1 RCVR,SOP,14PIN,PLASTIC
SM65MLVD205AD TI

获取价格

 		MULTIPOINT-LVDS LINE DRIVER AND RECEIVER
SM65MLVD205ADR TI

获取价格

 		LINE TRANSCEIVER, PDSO14, PLASTIC, SOIC-14
SM65MLVD207D TI

获取价格

 		MULTIPOINT-LVDS LINE DRIVER AND RECEIVER
SM65MLVD207DR TI

获取价格

 		暂无描述
SM6607 APITECH

获取价格

 		Wide Band Low Power Amplifier, 5MHz Min, 500MHz Max, TO-8, 4 PIN
SM660D SECOS

获取价格

 		6.0AMP Surface Mount Schottky Barrier Rectifiers
SM6610 NPC

获取价格

 		CMOS Monolithic Analog Output Temperature Sensor IC

与SM65MLVD202AD相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证