Datasheet > SL23EP08SC-1

SL23EP08SC-1

更新时间： 2024-11-02 21:13:35

品牌	Logo	应用领域
芯科 - SILICON		驱动光电二极管逻辑集成电路
页数	文件大小	规格书
18页	496K
描述
PLL Based Clock Driver, 23EP Series, 4 True Output(s), 0 Inverted Output(s), PDSO16, SOIC-16

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

SL23EP08SC-1 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Active	零件包装代码：	SOIC
包装说明：	SOP,	针数：	16
Reach Compliance Code：	unknown	HTS代码：	8542.39.00.01
风险等级：	5.62	其他特性：	ALSO OPERATES WITH 3.3V SUPPLY
系列：	23EP	输入调节：	MUX
JESD-30 代码：	R-PDSO-G16	长度：	4.889 mm
逻辑集成电路类型：	PLL BASED CLOCK DRIVER	功能数量：	2
反相输出次数：		端子数量：	16
实输出次数：	4	最高工作温度：	70 °C
最低工作温度：		输出特性：	3-STATE
封装主体材料：	PLASTIC/EPOXY	封装代码：	SOP
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE
峰值回流温度（摄氏度）：	NOT SPECIFIED	认证状态：	Not Qualified
Same Edge Skew-Max（tskwd）：	0.5 ns	座面最大高度：	1.727 mm
最大供电电压 (Vsup)：	2.7 V	最小供电电压 (Vsup)：	2.3 V
标称供电电压 (Vsup)：	2.5 V	表面贴装：	YES
温度等级：	COMMERCIAL	端子形式：	GULL WING
端子节距：	1.27 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	NOT SPECIFIED	宽度：	3.8989 mm
最小 fmax：	220 MHz	Base Number Matches：	1

SL23EP08SC-1 数据手册

SL23EP08

Not Recommended for New Designs

Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer (ZDB)

Key Features

Description

•

10 to 220 MHz operating frequency range

The SL23EP08 is a low skew, low jitter and low power Zero

Delay Buffer (ZDB) designed to produce up to nine (9) clock

outputs from one (1) reference input clock, for high speed clock

distribution applications.

Low output clock skew: 45ps-typ

Low output clock jitter:



25 ps-typ cycle-to-cycle jitter

15 ps-typ period jitter

The product has an on-chip PLL and a feedback pin (FBK)

which can be used to obtain feedback from any one of the

output clocks. The SL23EP08 has two (2) clock driver banks

each with four (4) clock outputs. These outputs are controlled

by two (2) select input pins S1 and S2. When only four (4)

outputs are needed, four (4) bank-B output clock buffers can be

tri-stated to reduce power dissipation and jitter. The select

inputs can also be used to tri-state both banks A and B or drive

them directly from the input bypassing the PLL and making the

product behave like a Non-Zero Delay Buffer (NZDB). The

product also offers various 1X, 2X and 4X frequency options at

the output clocks. Refer to the “Product Configuration Table”

for the details.

•

Low part-to-part output skew: 90 ps-typ

Wide 2.5 V to 3.3 V power supply range

Low power dissipation:



20 mA-max at 66 MHz and VDD=3.3 V

18 mA-max at 66 MHz and VDD=2.5V

•

One input drives 8 outputs

Multiple configurations and drive options

Select mode to bypass PLL or tri-state outputs

SpreadThru™ PLL that allows use of SSCG

Available in 16-pin SOIC and TSSOP packages

Available in Commercial and Industrial grades

The high-drive version operates up to 220MHz and 200MHz at

3.3V and 2.5V power supplies respectively.

Applications

Benefits

•

Printers, MFPs and Digital Copiers

•

Up to eight (8) distribution of input clock

PCs and Work Stations

Standard and High-Dirive levels to control impedance

level, frequency range and EMI

Routers, Switchers and Servers

Datacom and Telecom

•

Low power dissipation, jitter and skew

Low cost

High-SpeedDigital Embeded Systems

Block Diagram

Low Power and

Low Jitter

PLL

(Divider for -3 and -4 only)

CLKIN

MUX

FBK

(Divider for -5H only)

CLKA1

CLKA2

CLKA3

CLKA4

Input Selection

Decoding Logic

(Divider for -2 and -3 only)

CLKB1

CLKB2

CLKB3

CLKB4

VDD

GND

Rev 1.1, Feb 11, 2016

2400 West Cesar Chavez, Austin, TX 78701 1+(512) 416-8500

Page 1 of 17

www.silabs.com

1+(512) 416-9669

12 3 4 5 6 7...18

中文翻译

下载PDF

与SL23EP08SC-1相关器件

型号	品牌	获取价格	描述	数据表
SL23EP08SC-1H	SPECTRALINEAR	获取价格	Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB)
SL23EP08SC-1H	SILICON	获取价格	Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer
SL23EP08SC-1HT	SPECTRALINEAR	获取价格	Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB)
SL23EP08SC-1HT	SILICON	获取价格	Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer
SL23EP08SC-1T	SPECTRALINEAR	获取价格	Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB)
SL23EP08SC-1T	SILICON	获取价格	PLL Based Clock Driver, 23EP Series, 4 True Output(s), 0 Inverted Output(s), PDSO16, SOIC-
SL23EP08SC-2	SPECTRALINEAR	获取价格	Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB)
SL23EP08SC-2	SILICON	获取价格	PLL Based Clock Driver, 23EP Series, 4 True Output(s), 0 Inverted Output(s), PDSO16, SOIC-
SL23EP08SC-2H	SPECTRALINEAR	获取价格	Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB)
SL23EP08SC-2HT	SPECTRALINEAR	获取价格	Low Jitter and Skew 10 to 220MHz Zero Delay Buffer (ZDB)

与SL23EP08SC-1相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

5
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

2
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

23
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

24

产品中心

服务支持

精选活动

关于我们

帮助中心

SL23EP08SC-1

SL23EP08SC-1 技术参数

SL23EP08SC-1 数据手册

与SL23EP08SC-1相关器件

与SL23EP08SC-1相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SL23EP08SC-1

SL23EP08SC-1 技术参数

SL23EP08SC-1 数据手册

与SL23EP08SC-1相关器件

与SL23EP08SC-1相关文章

您还可以找

您在本页遇到什么问题？