Datasheet > SigmaQuad-II+ (B4)

SigmaQuad-II+ (B4)

更新时间： 2024-10-27 14:57:07

品牌	Logo	应用领域
GSI		/
页数	文件大小	规格书
28页	795K
描述
BGA Package

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SigmaQuad-II+ (B4) 数据手册

浏览型号SigmaQuad-II+ (B4)的Datasheet PDF文件第2页

浏览型号SigmaQuad-II+ (B4)的Datasheet PDF文件第3页

浏览型号SigmaQuad-II+ (B4)的Datasheet PDF文件第4页

浏览型号SigmaQuad-II+ (B4)的Datasheet PDF文件第5页

浏览型号SigmaQuad-II+ (B4)的Datasheet PDF文件第6页

浏览型号SigmaQuad-II+ (B4)的Datasheet PDF文件第7页

GS82612DT19/37RE-350M/250M

350 MHz–250 MHz

Rad-Hard SRAM

288Mb Burst of 4 SigmaQuad-II+

165-Bump BGA

Military Temp

1.8 V V

1.8 V and 1.5 V I/O

Features

SigmaQuad™ Family Overview

• Aerospace-Level Product

• 2.0 clock Latency with DLL on

• 1.0 clock Latency with DLL off

• Optional DLL-controlled output timing

• Can be operated with DLL on or off

• Simultaneous Read and Write SigmaQuad™ Interface

• JEDEC-standard pinout and package

• Dual Double Data Rate interface

The GS82612DT19/37RE is built in compliance with the

SigmaQuad-II+ SRAM pinout standard for Separate I/O

synchronous SRAMs. It is a 301,989,888-bit (288Mb) SRAM.

This SigmaQuad SRAM is just one element in a family of low

power, low voltage HSTL I/O SRAMs designed to operate at

the speeds needed to implement economical high performance

networking systems.

• Byte Write controls sampled at data-in time

• Burst of 4 Read and Write

• Dual-Range On-Die Termination (ODT) on Data (D), Byte

Write (BW), and Clock (K, K) inputs

• 1.8 V +100/–100 mV core power supply

• 1.5 V or 1.8 V HSTL Interface

Clocking and Addressing Schemes

The Rad-Hard SigmaQuad-II+ SRAMs are synchronous

devices. They employ two input register clock inputs, K and K.

K and K are independent single-ended clock inputs, not

differential inputs to a single differential clock input buffer.

• Pipelined read operation

Each internal read and write operation in a SigmaQuad-II+ B4

RAM is four times wider than the device I/O bus. An input

data bus de-multiplexer is used to accumulate incoming data

before it is simultaneously written to the memory array. An

output data multiplexer is used to capture the data produced

from a single memory array read and then route it to the

appropriate output drivers as needed. Therefore, the address

field of a SigmaQuad-II+ B4 RAM is always two address pins

less than the advertised index depth (e.g., the 16M x 18 has a

4M addressable index).

• Fully coherent read and write pipelines

• ZQ pin for programmable output drive strength

• Data Valid Pin (QVLD) Support

• IEEE 1149.1 JTAG-compliant Boundary Scan

• 165-bump leaded BGA package

Radiation Performance

• Total Ionizing Dose (TID) > 100krads(Si)

• Single Event Latchup Immunity > 77.3 MeV.cm²/mg (125C)

Parameter Synopsis

-350M

-250M

4.0 ns

tKHKH

tKHQV

2.86 ns

0.45 ns

Rev: 1.00a 9/2021

1/28

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

12 3 4 5 6 7...28

中文翻译

下载PDF

与SigmaQuad-II+ (B4)相关器件

型号	品牌	获取价格	描述	数据表
SIH0901-01	FRONTIER	获取价格	CCFL Inverter Transformer
SIH0901-01-LFR	FRONTIER	获取价格	CCFL Inverter Transformer
SIH1005-01	FRONTIER	获取价格	CCFL Inverter Transformer
SIH1005-01-LFR	FRONTIER	获取价格	CCFL Inverter Transformer
SIH1202-01	FRONTIER	获取价格	CCFL Inverter Transformer
SIH1202-01-LFR	FRONTIER	获取价格	CCFL Inverter Transformer
SIH1507-01	FRONTIER	获取价格	CCFL Inverter Transformer
SIH1507-01-LFR	FRONTIER	获取价格	CCFL Inverter Transformer
SIH1510-01	FRONTIER	获取价格	CCFL Inverter Transformer
SIH1510-02	FRONTIER	获取价格	CCFL Inverter Transformer

与SigmaQuad-II+ (B4)相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

9
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

6
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

35
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

44

产品中心

服务支持

精选活动

关于我们

帮助中心

SigmaQuad-II+ (B4)

SigmaQuad-II+ (B4) 数据手册

与SigmaQuad-II+ (B4)相关器件

与SigmaQuad-II+ (B4)相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SigmaQuad-II+ (B4)

SigmaQuad-II+ (B4) 数据手册

与SigmaQuad-II+ (B4)相关器件

与SigmaQuad-II+ (B4)相关文章

您还可以找

您在本页遇到什么问题？