Datasheet > SI52144-A01AGMR

SI52144-A01AGMR

更新时间： 2024-11-05 09:26:03

品牌	Logo	应用领域
芯科 - SILICON		输出元件 PC 时钟
页数	文件大小	规格书
20页	174K
描述
PCI-EXPRESS GEN 1, GEN 2, & GEN 3 CLOCK QUAD OUTPUT GENERATOR

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SI52144-A01AGMR 数据手册

Si52144

PCI-EXPRESS GEN 1, GEN 2, & GEN 3 CLOCK QUAD

OUTPUT GENERATOR

Features

 PCI-Express Gen 1, Gen 2, &

 25 MHz crystal input or clock

Gen 3 Compliant

input

 Low power push-pull type

 I C support with readback

differential output buffers

capabilities

 Integrated resistors on differential

 Triangular spread spectrum

profile for maximum

clocks

 Dedicated output enable

electromagnetic interference

(EMI) reduction

hardware pin for each clock

 Hardware selectable spread

 Industrial temperature:

control

–40 to 85 C

Ordering Information:

 Four PCI-Express Clocks

 3.3 V power supply

 24-pin QFN package

See page 18

Pin Assignments

Applications

 Network attached storage

 Multi-function printer

 Wireless access point

 Routers

OE3¹

VDD

Description

VDD

OE1¹

SSON²

The Si52144 is a spread-controlled PCIe clock generator that can source

four PCIe clocks simultaneously. The device has four hardware output

enable control inputs for enabling the respective differential outputs on the

fly while powered on along with the spread control hardware pin to enable

DIFF3

GND

VSS

14 DIFF2

OE2¹

VDD

DIFF2

spread for EMI reduction. In addition to the hardware control pins, I C

programmability is also available to promptly achieve optimum clock

signal integrity through skew and edge rate control on true, compliment,

or both differential outputs as well as amplitude control.

Notes:

1. Internal 100 kohm pull-up.

2. Internal 100 kohm pull-down.

Patents pending

Functional Block Diagram

DIFF0

DIFF1

DIFF2

DIFF3

XIN/CLKIN

XOUT

PLL

(SSC)

Divider

SCLK

Control & Memory

SDATA

OE [3:0]

SSON

Control

RAM

Preliminary Rev. 0.1 12/11

Si52144

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

12 3 4 5 6 7...20

中文翻译

下载PDF

与SI52144-A01AGMR相关器件

型号	品牌	获取价格	描述	数据表
SI52146	SILICON	获取价格	PCI-EXPRESS GEN 1, GEN 2, & GEN 3 SIX OUTPUT CLOCK GENERATOR
SI52146-A01AGM	SILICON	获取价格	Processor Specific Clock Generator, 100MHz, CMOS, MO-220, QFN-32
SI52146-A01AGMR	SILICON	获取价格	Processor Specific Clock Generator, 100MHz, CMOS, MO-220, QFN-32
SI52147	SILICON	获取价格	PCI-EXPRESS GEN 1, GEN 2, & GEN 3 NINE OUTPUT CLOCK GENERATOR
SI52147-A01AGM	SILICON	获取价格	PCI-EXPRESS GEN 1, GEN 2, & GEN 3 NINE OUTPUT CLOCK GENERATOR
SI52147-A01AGMR	SILICON	获取价格	PCI-EXPRESS GEN 1, GEN 2, & GEN 3 NINE OUTPUT CLOCK GENERATOR
Si52202	SILICON	获取价格	12/8/4/2-Output PCI-Express Gen 1/2/3/4 and SRIS Clock Generator
Si52202-A01AGM	SILICON	获取价格	12/8/4/2-Output PCI-Express Gen 1/2/3/4 and SRIS Clock Generator
Si52202-A01AGMR	SILICON	获取价格	12/8/4/2-Output PCI-Express Gen 1/2/3/4 and SRIS Clock Generator
Si52202-A02AGM	SILICON	获取价格	12/8/4/2-Output PCI-Express Gen 1/2/3/4 and SRIS Clock Generator

与SI52144-A01AGMR相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

9
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

35
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

31

产品中心

服务支持

精选活动

关于我们

帮助中心

SI52144-A01AGMR

SI52144-A01AGMR 数据手册

与SI52144-A01AGMR相关器件

与SI52144-A01AGMR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SI52144-A01AGMR

SI52144-A01AGMR 数据手册

与SI52144-A01AGMR相关器件

与SI52144-A01AGMR相关文章

您还可以找

您在本页遇到什么问题？