5秒后页面跳转
SI52147 PDF预览

SI52147

更新时间: 2024-09-15 09:26:03
品牌 Logo 应用领域
芯科 - SILICON 时钟发生器输出元件PC
页数 文件大小 规格书
22页 182K
描述
PCI-EXPRESS GEN 1, GEN 2, & GEN 3 NINE OUTPUT CLOCK GENERATOR

SI52147 数据手册

 浏览型号SI52147的Datasheet PDF文件第2页浏览型号SI52147的Datasheet PDF文件第3页浏览型号SI52147的Datasheet PDF文件第4页浏览型号SI52147的Datasheet PDF文件第5页浏览型号SI52147的Datasheet PDF文件第6页浏览型号SI52147的Datasheet PDF文件第7页 
Si52147  
PCI-EXPRESS GEN 1, GEN 2, & GEN 3 NINE OUTPUT  
CLOCK GENERATOR  
Features  
PCI-Express Gen 1, Gen 2, &  
25 MHz crystal input or clock  
Gen 3 compliant  
input  
2
Low power push-pull type  
I C support with readback  
differential output buffers  
capabilities  
Integrated resistors on differential  
Triangular spread spectrum  
profile for maximum  
clocks  
Output enable pin for all clocks  
electromagnetic interference  
(EMI) reduction  
Hardware selectable spread  
control  
Industrial temperature:  
o
Nine PCI-Express clocks  
–40 to 85 C  
Ordering Information:  
3.3 V power supply  
48-pin QFN package  
See page 20.  
Pin Assignments  
Applications  
Network attached storage  
Multi-function printer  
Wireless access point  
Routers  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
DIFF8  
DIFF8  
36  
35  
34  
33  
VDD  
1
2
3
4
VDD  
Description  
OE01  
VDD  
DIFF7  
OE11  
32 DIFF7  
SSON2  
VSS_PLL3  
VSS_PLL4  
OE21  
5
6
7
8
9
The Si52147 is a spread-controlled PCIe clock generator that can source  
nine PCIe clocks simultaneously. The device has six hardware output  
enable control inputs for enabling the respective differential outputs on the  
fly while powered on along with the hardware spread control for EMI  
reduction.  
31  
30  
29  
28  
DIFF6  
DIFF6  
49  
GND  
VDD  
OE31  
DIFF5  
27 DIFF5  
OE[4:5]1 10  
DIFF4  
DIFF4  
26  
25  
OE[6:8]1  
11  
12  
VDD  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
Functional Block Diagram  
Notes:  
1. Internal 100 kohm pull-up.  
2. Internal 100 kohm pull-down.  
Patents pending  
DIFF0  
XIN/CLKIN  
XOUT  
DIFF1  
DIFF2  
DIFF3  
PLL1  
Divider  
DIFF4  
(SSC)  
DIFF5  
DIFF6  
SCLK  
Control & Memory  
SDATA  
DIFF7  
CKPWRGD/PDB  
Control  
RAM  
OE [8:0]  
SSON  
DIFF8  
Preliminary Rev. 0.1 12/11  
Copyright © 2011 by Silicon Laboratories  
Si52147  
This information applies to a product under development. Its characteristics and specifications are subject to change without notice.  

与SI52147相关器件

型号 品牌 获取价格 描述 数据表
SI52147-A01AGM SILICON

获取价格

PCI-EXPRESS GEN 1, GEN 2, & GEN 3 NINE OUTPUT CLOCK GENERATOR
SI52147-A01AGMR SILICON

获取价格

PCI-EXPRESS GEN 1, GEN 2, & GEN 3 NINE OUTPUT CLOCK GENERATOR
Si52202 SILICON

获取价格

12/8/4/2-Output PCI-Express Gen 1/2/3/4 and SRIS Clock Generator
Si52202-A01AGM SILICON

获取价格

12/8/4/2-Output PCI-Express Gen 1/2/3/4 and SRIS Clock Generator
Si52202-A01AGMR SILICON

获取价格

12/8/4/2-Output PCI-Express Gen 1/2/3/4 and SRIS Clock Generator
Si52202-A02AGM SILICON

获取价格

12/8/4/2-Output PCI-Express Gen 1/2/3/4 and SRIS Clock Generator
Si52202-A02AGMR SILICON

获取价格

12/8/4/2-Output PCI-Express Gen 1/2/3/4 and SRIS Clock Generator
Si52204 SILICON

获取价格

12/8/4/2-Output PCI-Express Gen 1/2/3/4 and SRIS Clock Generator
SI52204-A01AGM SILICON

获取价格

Processor Specific Clock Generator, QFN-32
Si52204-A01AGMR SILICON

获取价格

12/8/4/2-Output PCI-Express Gen 1/2/3/4 and SRIS Clock Generator