5秒后页面跳转
SI5023-D-GMR PDF预览

SI5023-D-GMR

更新时间: 2024-10-04 21:16:43
品牌 Logo 应用领域
芯科 - SILICON ATM异步传输模式电信电信集成电路
页数 文件大小 规格书
28页 1574K
描述
Clock Recovery Circuit, 1-Func, 5 X 5 MM, ROHS COMPLIANT, MO-220VHHD-1, QFN-28

SI5023-D-GMR 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:QFN包装说明:HVQCCN,
针数:28Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.81
JESD-30 代码:S-XQCC-N28长度:5 mm
功能数量:1端子数量:28
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
认证状态:Not Qualified座面最大高度:0.9 mm
标称供电电压:3.3 V表面贴装:YES
电信集成电路类型:ATM/SONET/SDH CLOCK RECOVERY CIRCUIT温度等级:INDUSTRIAL
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD宽度:5 mm
Base Number Matches:1

SI5023-D-GMR 数据手册

 浏览型号SI5023-D-GMR的Datasheet PDF文件第2页浏览型号SI5023-D-GMR的Datasheet PDF文件第3页浏览型号SI5023-D-GMR的Datasheet PDF文件第4页浏览型号SI5023-D-GMR的Datasheet PDF文件第5页浏览型号SI5023-D-GMR的Datasheet PDF文件第6页浏览型号SI5023-D-GMR的Datasheet PDF文件第7页 
Si5023  
MULTI-RATE SONET/SDH CDR IC WITH LIMITING AMPLIFIER  
Features  
High-speed clock and data recovery device with integrated limiting amp:  
Supports OC-48/12/3, STM-16/4/ Bit error rate alarm  
1, Gigabit Ethernet, and 2.7 Gbps  
FEC  
Reference and referenceless  
operation supported  
®
Loss-of-signal level alarm  
Data slicing level control  
DSPLL technology  
Jitter generation 3.0 mUI  
rms  
10 mV differential sensitivity  
(TYP)  
PP  
Ordering Information:  
Small footprint: 5 x 5 mm  
3.3 V supply  
See page 25.  
Applications  
SONET/SDH/ATM routers  
Add/drop multiplexers  
Digital cross connects  
Gigabit Ethernet interfaces  
SONET/SDH test equipment  
Optical transceiver modules  
SONET/SDH regenerators  
Board level serial links  
Pin Assignments  
Si5023  
28 27 26 25 24 23 22  
Description  
RATESEL0  
RATESEL1  
LOS_LVL  
SLICE_LVL  
REFCLK+  
REFCLK–  
LOL  
VDD  
1
2
3
4
5
6
7
21  
20  
19  
18  
17  
16  
15  
REXT  
The Si5023 is a fully-integrated, high-performance limiting amp and clock  
and data recovery (CDR) IC for high-speed serial communication systems.  
It derives timing information and data from a serial input at OC-48/12/3,  
STM-16/4/1, or Gigabit Ethernet (GbE) rates. Support for 2.7 Gbps data  
streams is also provided for OC-48/STM-16 applications that employ  
forward error correction (FEC). Use of an external reference clock is  
RESET/CAL  
VDD  
GND  
Pad  
DOUT+  
DOUT–  
GND  
8
9
10 11 12 13 14  
®
optional. Silicon Laboratories DSPLL technology eliminates sensitive  
noise entry points, thus making the PLL less susceptible to board-level  
interaction and helping to ensure optimal jitter performance.  
Top View  
The Si5023 represents a new standard in low jitter, low power, small size,  
and integration for high-speed LA/CDRs. It operates from a 3.3 V supply  
over the industrial temperature range (–40 to 85 °C).  
Functional Block Diagram  
LOS_LVL  
Signal  
Detect  
DSQLCH  
LOS  
2
DOUT+  
DOUT–  
Retimer  
BUF  
BUF  
2
DIN+  
DIN–  
Limiting  
Amp  
DSPLL  
BER  
Monitor  
2
CLKOUT+  
CLKOUT–  
CLK_DSBL  
REFCLK+  
REFCLK–  
(Optional)  
2
Lock  
Detection  
2
Reset/  
Calibration  
Bias Gen.  
REXT  
BER_ALM  
RESET/CAL  
BERMON  
BER_LVL  
RATESEL  
SLICE_LVL  
LOL  
LTR  
Rev. 1.3 6/08  
Copyright © 2008 by Silicon Laboratories  
Si5023  

与SI5023-D-GMR相关器件

型号 品牌 获取价格 描述 数据表
SI5023-X-GM SILICON

获取价格

MULTI-RATE SONET/SDH CDR IC WITH LIMITING AMPLIFIER
SI502-EVB SILICON

获取价格

USB plug-in board that allows for evaluation of the Si50x family of CMEMS oscillators.
SI503-EVB SILICON

获取价格

USB plug-in board that allows for evaluation of the Si50x family of CMEMS oscillators.
SI5040 SILICON

获取价格

10 Gbps XFP Transceiver
SI5040-D-GM SILICON

获取价格

Transceiver, 1-Func, LGA-32
SI504-EVB SILICON

获取价格

USB plug-in board that allows for evaluation of the Si50x family of CMEMS oscillators.
SI510 SILICON

获取价格

CRYSTAL OSCILLATOR 100 kHZ TO 250 MHZ
SI5100 SILICON

获取价格

SiPHY⑩ OC-48/STM-16 SONET/SDH TRANSCEIVER
SI-51002 BEL

获取价格

SI-51002
SI-51002-F BEL

获取价格

SI-51002-F