SCAN92LV090
www.ti.com
SNLS058I –SEPTEMBER 2000–REVISED APRIL 2013
DC ELECTRICAL CHARACTERISTICS (continued)
Over recommended operating supply voltage and temperature ranges unless otherwise specified (1)(2)
Symbol
IIL
Parameter
Input Low Current
Conditions
Pin
Min
Typ
Max
Units
VIN = GND
TCK
VCC
-20
+20
µA
ICCD
ICCR
ICCZ
ICC
Power Supply Current Drivers
Enabled, Receivers Disabled
No Load, DE = RE = VCC
DIN = VCC or GND
,
50
50
50
80
80
80
mA
mA
mA
Power Supply Current Drivers
Disabled, Receivers Enabled
DE = RE = 0V, VID = ±300mV
Power Supply Current, Drivers
and Receivers tri-state
DE = 0V; RE = VCC
,
DIN = VCC or GND
Power Supply Current, Drivers
and Receivers Enabled
DE = VCC; RE = 0V,
DIN = VCC or GND,
RL = 27Ω
160
180
210
230
+20
mA
mA
µA
ICCS
Power Supply Current (SCAN
Test Mode), Drivers and
Receivers Enabled
DE = VCC; RE = 0V,
DIN = VCC or GND,
RL = 27Ω, TAP in any state other
than Test-Logic-Reset
IOFF
Power Off Leakage Current
VCC = 0V or OPEN,
DIN, DE, RE = 0V or OPEN,
VAPPLIED = 3.6V (Port Pins)
DO+/RI+,
DO−/RI−
−20
COUTPUT Capacitance @ Bus Pins
COUTPUT Capacitance @ ROUT
DO+/RI+,
DO−/RI−
5
7
pF
pF
ROUT
AC ELECTRICAL CHARACTERISTICS
Over recommended operating supply voltage and temperature ranges unless otherwise specified
(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
DIFFERENTIAL DRIVER TIMING REQUIREMENTS
(2)
tPHLD
tPLHD
tSKD1
tSKD2
tSKD3
tTLH
Differential Prop. Delay High to Low
RL = 27Ω,
See Figure 5 and
Figure 6
1.0
1.0
1.8
1.8
120
2.6
2.6
ns
ns
ps
ns
ns
ns
ns
ns
ns
ns
ns
(2)
Differential Prop. Delay Low to High
(3)
Differential Skew |tPHLD–tPLHD
|
CL = 10 pF
(4)
Chip to Chip Skew
1.6
0.55
1.2
1.2
8
(5)
Channel to Channel Skew
0.25
0.5
0.5
3
Transition Time Low to High
Transition Time High to Low
Disable Time High to Z
Disable Time Low to Z
Enable Time Z to High
Enable Time Z to Low
tTHL
tPHZ
RL = 27Ω,
See Figure 7 and
Figure 8
tPLZ
3
8
tPZH
3
8
CL = 10 pF
tPZL
3
8
DIFFERENTIAL RECEIVER TIMING REQUIREMENTS
(2)
tPHLD
tPLHD
tSDK1
tSDK2
tSDK3
tTLH
Differential Prop. Delay High to Low
See Figure 9 and
Figure 10
CL = 35 pF
2.0
2.0
2.4
2.4
210
3.9
3.9
ns
ns
ps
ns
ns
ns
ns
(2)
Differential Prop Delay Low to High
(3)
Differential Skew |tPHLD–tPLHD
|
(4)
Chip to Chip Skew
1.9
0.7
2.5
2.5
(5)
Channel to Channel skew
0.35
1.5
Transition Time Low to High
Transition Time High to Low
tTHL
1.5
(1) Generator waveforms for all tests unless otherwise specified: f = 25 MHz, ZO = 50Ω, tr, tf = <1.0 ns (0%–100%). To ensure fastest
propagation delay and minimum skew, data input edge rates should be equal to or faster than 1ns/V; control signals equal to or faster
than 3ns/V. In general, the faster the input edge rate, the better the AC performance.
(2) Propagation delays are specified by design and characterization.
(3) tSKD1 |tPHLD–tPLHD| is the worse case skew between any channel and any device over recommended operation conditions.
(4) Chip to Chip skew is the difference in differential propagation delay between any channels of any devices, either edge.
(5) Channel to Channel skew is the difference in driver output or receiver output propagation delay between any channels within a device,
common edge.
Copyright © 2000–2013, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: SCAN92LV090