5秒后页面跳转
SCAN92LV090 PDF预览

SCAN92LV090

更新时间: 2024-02-03 02:23:23
品牌 Logo 应用领域
美国国家半导体 - NSC /
页数 文件大小 规格书
13页 700K
描述
9 Channel Bus LVDS Transceiver w/ Boundary SCAN

SCAN92LV090 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:QFP
包装说明:LFQFP, QFP64,.47SQ,20针数:64
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:5.37差分输出:YES
驱动器位数:9高电平输入电流最大值:0.00002 A
输入特性:DIFFERENTIAL SCHMITT TRIGGER接口集成电路类型:LINE TRANSCEIVER
接口标准:IEEE 1149.1JESD-30 代码:S-PQFP-G64
JESD-609代码:e3长度:10 mm
湿度敏感等级:3功能数量:9
端子数量:64最高工作温度:85 °C
最低工作温度:-40 °C最小输出摆幅:0.24 V
最大输出低电流:0.002 A封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装等效代码:QFP64,.47SQ,20
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified最大接收延迟:3.9 ns
接收器位数:9座面最大高度:1.6 mm
子类别:Line Driver or Receivers最大压摆率:230 mA
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED最大传输延迟:2.6 ns
宽度:10 mmBase Number Matches:1

SCAN92LV090 数据手册

 浏览型号SCAN92LV090的Datasheet PDF文件第4页浏览型号SCAN92LV090的Datasheet PDF文件第5页浏览型号SCAN92LV090的Datasheet PDF文件第6页浏览型号SCAN92LV090的Datasheet PDF文件第8页浏览型号SCAN92LV090的Datasheet PDF文件第9页浏览型号SCAN92LV090的Datasheet PDF文件第10页 
TABLE 1. Functional Table  
Applications Information  
MODE SELECTED  
DE  
H
L
RE  
H
L
General application guidelines and hints may be found in the  
following application notes: AN-808, AN-1108, AN-977,  
AN-971, and AN-903.  
DRIVER MODE  
RECEIVER MODE  
TRI-STATE MODE  
LOOP BACK MODE  
There are a few common practices which should be implied  
when designing PCB for Bus LVDS signaling. Recom-  
mended practices are:  
L
H
L
H
Use at least 4 PCB board layer (Bus LVDS signals,  
ground, power and TTL signals).  
TABLE 2. Transmitter Mode  
INPUTS OUTPUTS  
DIN  
Keep drivers and receivers as close to the (Bus LVDS  
port side) connector as possible.  
DE  
H
DO+  
L
DO−  
H
Bypass each Bus LVDS device and also use distributed  
bulk capacitance between power planes. Surface mount  
capacitors placed close to power and ground pins work  
best. Two or three high frequency, multi-layer ceramic  
(MLC) surface mount (0.1 µF, 0.01 µF, 0.001 µF) in  
parallel should be used between each VCC and ground.  
The capacitors should be as close as possible to the VCC  
pin.  
L
H
H
H
L
<
<
H
0.8V DIN 2.0V  
X
X
L
X
Z
Z
TABLE 3. Receiver Mode  
Multiple vias should be used to connect VCC and Ground  
planes to the pads of the by-pass capacitors.  
INPUTS  
OUTPUT  
RE  
L
(RI+) – (RI−)  
In addition, randomly distributed by-pass capacitors  
should be used.  
<
L ( −100 mV)  
L
H
X
>
H ( +100 mV)  
−100 mV VID  
L
Use the termination resistor which best matches the dif-  
ferential impedance of your transmission line.  
<
<
L
Leave unused Bus LVDS receiver inputs open (floating).  
+100 mV  
<
Limit traces on unused inputs to 0.5 inches.  
H
X
Z
Isolate TTL signals from Bus LVDS signals  
X = High or Low logic state  
L = Low state  
Z = High impedance state  
H = High state  
MEDIA (CONNECTOR or BACKPLANE) SELECTION:  
Use controlled impedance media. The backplane and  
connectors should have a matched differential imped-  
ance.  
Test Circuits and Timing Waveforms  
10124203  
FIGURE 1. Differential Driver DC Test Circuit  
7
www.national.com  

与SCAN92LV090相关器件

型号 品牌 描述 获取价格 数据表
SCAN92LV090_06 NSC 9 Channel Bus LVDS Transceiver w/ Boundary SCAN

获取价格

SCAN92LV090SLC NSC 9 Channel Bus LVDS Transceiver w/ Boundary SCAN

获取价格

SCAN92LV090SLC TI 具有边界扫描功能的 9 通道总线 LVDS 收发器 | NZC | 64 | -40 to

获取价格

SCAN92LV090SLC/NOPB TI 具有边界扫描功能的 9 通道总线 LVDS 收发器 | NZC | 64 | -40 to

获取价格

SCAN92LV090SLCX/NOPB TI 9 LINE TRANSCEIVER, PBGA64, BGA-64

获取价格

SCAN92LV090VEH NSC 9 Channel Bus LVDS Transceiver w/ Boundary SCAN

获取价格