Datasheet > QL5064-33BPB484C

QL5064-33BPB484C

更新时间： 2024-11-06 23:30:39

品牌	Logo	应用领域
其他 - ETC		总线控制器
页数	文件大小	规格书
37页	764K
描述
BUS CONTROLLER

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

QL5064-33BPB484C 数据手册

QL5064 QuickPCI Data Sheet

66 MHz/64-bit PCI Master/Target with Embedded Programmable

Logic and dual Port SRAM

• • • • • •

1.0 Device Highlights

High Performance PCI Controller

Extremely Flexible and Configurable

• 64-bit / 66 MHz Master/Target PCI

Controller (automatically backwards

compatible to 33 MHz or/and 32-bits)

• Supports processor-less systems, as well as 0

wait-state burst connections to all known

8/16/32/64 bit processors

• 75 MHz PCI Interface supported for

• Includes non-volatile on-chip configuration

embedded systems

data for total customization

• PCI Specification v2.2 compliance

• Independent PCI bus (66 MHz) and local bus

(100 MHz) clocks

• Programmable back-end interface with three

64-bit busses/100 MHz

• All local interface, control, and glue-logic can

be implemented on chip

• Provides full 533 MB/s PCI data transfer

rates (600 MB/s at 75 MHz)

• “PCI friendly” pinout simplifies board layout,

supports 4-layer PCI boards

Advanced PCI Features

Advanced Master DMA Features

• DMA Chaining mode for queued DMA

transactions

• Programmable DMA Channel Arbitration

Scheme

• Four-channel DMA mastering, plus a SPCI

(Single PCI Access) mode

• SPCI (Single PCI Access) mode may initiate

any PCI Master command

• Unlimited bursts supported in Master and

Target mode

• DMA controller configurable via PCI or

back-end

• Two Master Write FIFOs and two Master

Read FIFOs, each 64-deep and 64 bits wide

• DMA Chaining mode allows a linked list of

DMA transfers to occur without user

intervention

• Target Read and Write FIFOs for pre-fetched

reads and multipleposted writes

• Programmable interrupt controller

High Performance PCI Target

• I2O compliant under microprocessor control

• 16 Mailbox registers for message passing and

• Write posting FIFO increases performance

with queued transactions

semaphores

• Extended configuration space allowing

Messaged Interrupts,

(up to 16 queued writes)

• Any BAR can be defined as pre-fetchable

power management, and future PCI

enhancement support

• Six base address registers supported,

configurable as memory or IO

• Unique “Target Blast Mode” enables high-

performance and very low overhead

streaming data to/from PCI

•

QL5064 QuickPCI Data Sheet Rev D

12 3 4 5 6 7...37

中文翻译

下载PDF

与QL5064-33BPB484C相关器件

型号	品牌	获取价格	描述	数据表
QL5064-33BPB484I	ETC	获取价格	BUS CONTROLLER
QL5064-66APB456C	ETC	获取价格	BUS CONTROLLER
QL5064-66APB456I	ETC	获取价格	BUS CONTROLLER
QL5064-66APB484C	ETC	获取价格	BUS CONTROLLER
QL5064-66APB484I	ETC	获取价格	BUS CONTROLLER
QL5064-66BPB456C	ETC	获取价格	BUS CONTROLLER
QL5064-66BPB456I	ETC	获取价格	BUS CONTROLLER
QL5064-66BPB484C	ETC	获取价格	BUS CONTROLLER
QL5064-66BPB484I	ETC	获取价格	BUS CONTROLLER
QL5064-75CPB456C	ETC	获取价格	BUS CONTROLLER