Datasheet > Q67100-H5092

Q67100-H5092

更新时间： 2024-11-08 23:06:07

品牌	Logo	应用领域
英飞凌 - INFINEON		存储可编程只读存储器
页数	文件大小	规格书
12页	276K
描述
Nonvolatile Memory 1-Kbit E2PROM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

Q67100-H5092 数据手册

Nonvolatile Memory 1-Kbit E²PROM

SDA 2516-5

Preliminary Data

MOS IC

Features

● Word-organized reprogrammable nonvolatile memory

in n-channel floating-gate technology (E PROM)

● 128 × 8-bit organization

● Supply voltage 5 V

● Serial 2-line bus for data input and output (I C Bus)

● Reprogramming mode, 10 ms erase/write cycle

● Reprogramming by means of on-chip control (without

external control)

P-DIP-8-1

● Check for end of programming process

● Data retention > 10 years

● More than 10 reprogramming cycles per address

● Compatible with SDA 2516. Exception:

Conditions for total erase and current consumption I

Type

Ordering Code

Package

SDA 2516-5

Q67100-H5092

P-DIP-8-1

Circuit Description

I C Bus Interface

The I C Bus is a bidirectional 2-line bus for the transfer of data between various integrated circuits.

It consists of a serial data line SDA and a serial clock line SCL. The data line requires an external

pull-up resistor to V_CC(open drain output stage).

The possible operational states of the I C Bus are shown in figure 1. In the quiescent state, both

lines SDA and SCL are high, i.e. the output stage of the data line is disabled. As long a SCL remains

"1", information changes on the data bus indicate the start or the end of data transfer between two

components.

The transition on SDA from "1" to "0" is a start condition, the transition from "0" to "1" a stop

condition. During a data transfer the information on the data bus will only change while the clock line

SCL is "0". The information on SDA is valid as long as SCL is "1".

In conjunction with an I C Bus system, the memory component can operate as a receiver and as a

transmitter (slave receiver or slave transmitter). Between a start and stop condition, information is

always transmitted in byte-organized form. Between the trailing edge of the eighth clock pulse and

Semiconductor Group

07.94

12 3 4 5 6 7...12

中文翻译

下载PDF

与Q67100-H5092相关器件

型号	品牌	获取价格	描述	数据表
Q67100-H5095	INFINEON	获取价格	Nonvolatile Memory 2-Kbit E2PROM with I2C Bus
Q67100-H5096	INFINEON	获取价格	Nonvolatile Memory 4-Kbit E2PROM with I2C Bus Interface
Q67100-H5101	INFINEON	获取价格	NONVOLATILE MEMORY 8-KBIT EPROM WITH IC BUS INTERFACE
Q67100-H5139	INFINEON	获取价格	PLL with I2C Bus for AM/FM Receivers
Q67100-H5142	INFINEON	获取价格	Picture-in-Picture Processor with On-Chip PLL
Q67100-H5148	INFINEON	获取价格	Quarter PIP Processor
Q67100-H5156	INFINEON	获取价格	Expanded Decoder for Program Delivery Control and Video Program System EPDC / VPS Decoder
Q67100-H5164	INFINEON	获取价格	VPS / PDC-plus Decoder
Q67100-H5182	INFINEON	获取价格	VPS-Decoder
Q67100-H6032	INFINEON	获取价格	General-Purpose Power Controller