PI90LV211/PI90LVT211
1:6 Differential Clock Distribution Chip
Description
Features
ThePI90LV211implementslowvoltagedifferentialsignaling(LVDS)
to achieve clocking rates as high as 320 MHz with low skew. The
PI90LV211isalowskew1:6fanoutdevicedesignedexplicitlyforlow
skew clock distribution applications. The device features a multi-
plexedclockinputtoallowforthedistributionofalowerspeedscan
ortestclockwiththehigh-speedsystemclock.WhenLOW theSEL
pin will select the differential clock input.
Both a common enable and individual output enables are provided.
WhenassertedthepositiveoutputwillgoLOWonthenextnegative
transition of the CLK (or SCLK) input. The enable function is
synchronoussothattheoutputswillonlybeenabled/disabledwhen
they are already in the LOW state. This avoids any chance of
generating a runt clock pulse when the device is enabled/disabled
as can happen with an asynchronous control. The internal flip flop
is clocked on the falling edge of the input clock, therefore all
associated specification limits are referenced to the negative edge
of the clock input.
• MeetsorExceedsRequirementsofANSITIA/EIA-644-1995
• Designed for Clocking Rates up to 320MHz
• Operates from a single 3.3-V Supply
• Low-VoltageDifferentialSignaling(LVDS)withOutput
Voltagesof±350mVintoa100-ohmload
• Choice between LVDS or TTL clock input
• Synchronous Enable/Disable
• Multiplexedclockinput
– Internal 300 kohm pullup resistor on all control pins
–CLKandCLKhave110-ohmtermination(PI90LVT211)
• Common and individual Enable/Disable control
• 50ps Output-to-Output Skew
• ±24psPeriodJitter
• Bus Pins are High Impedance when disabled or with V <1.5V
CC
• TTL Inputs are 5V Tolerant
• Power Dissipation at 300 MHz
• P190LV211 isfunctionallycompatiblewithMotorola’s
(PECL)MC10E211/MC100E211
• >12kVESDProtection
Individual synchronous enable controls and multiplexed clock in-
puts make this device ideal as the first level distribution unit in a
distributiontree. Theindividualenablescouldbeusedtoallowforthe
disabling of individual cards on a backplane in fault tolerant designs.
• Packaging(Pb-free&Greenavailable):
-28-pinTSSOP(L)
-28-pin QSOP(Q)
FunctionTable
BlockDiagram&PinConfiguration
CLK/CLK SCLK SEL ENx CEN CLK OUT (±)
H/L
X
X
H/L
↓
L
H
X
H
L
L
H
L
L
L
L
H
CLK
SCLK
Z*
VCC
EN1
1
2
28
27
VCC
D
↓
CLK1OUT+
26
↓
↓
Z**
CLK1OUT–
3
4
Q
Q
GND
EN2
25
24
D
*
ENx disables individual banks
CLK2OUT+
CLK2OUT–
5
6
1
SCLK
CLK
** CEN disables all six banks
↓ = NegativetransitionofCLKorSCLK
Z = High Impedance
PI90LVT211
Only
110Ω
23
22
D
D
CLK3OUT+
CLK3OUT–
7
0
CLK
EN3
8
9
Q
Q
21
20
CLK4OUT+
CLK4OUT–
SEL
EN4
10
19
18
D
D
CLK5OUT+
CLK5OUT–
11
12
EN5
EN6
Q
Q
17
16
CLK6OUT+
CLK6OUT–
13
14
CEN
GND
15
GND
PS8535C
10/04/04
1