5秒后页面跳转
捷配首页

Datasheet > PEEL22LV10AZSI-35
PEEL22LV10AZSI-35 PDF预览

PEEL22LV10AZSI-35

更新时间： 2024-09-28 23:27:23
品牌 Logo 应用领域
其他 - ETC 可编程逻辑光电二极管输入元件时钟
页数 文件大小 规格书
10页 139K
描述
ASIC

阅读下载

中文翻译

获取价格

PEEL22LV10AZSI-35 数据手册

 浏览型号PEEL22LV10AZSI-35的Datasheet PDF文件第2页浏览型号PEEL22LV10AZSI-35的Datasheet PDF文件第3页浏览型号PEEL22LV10AZSI-35的Datasheet PDF文件第4页浏览型号PEEL22LV10AZSI-35的Datasheet PDF文件第5页浏览型号PEEL22LV10AZSI-35的Datasheet PDF文件第6页浏览型号PEEL22LV10AZSI-35的Datasheet PDF文件第7页 
Commercial/Industrial  
PEEL™ 22LV10AZ-25 / I-35  
CMOS Programmable Electrically Erasable Logic Device  
Features  
•
Low Voltage, Ultra Low Power Operation  
•
Architectural Flexibility  
- Vcc = 2.7 to 3.6 V  
- Enhanced architecture fits in more logic  
- 133 product terms x 44 input AND array  
- 12 inputs and 10 I/O pins  
- 12 possible macrocell configurations  
- Asynchronous clear, synchronous preset  
- Independent output enables  
- Programmable clock; pin 1 or p-term  
- Programmable clock polarity  
- 24-Pin DIP/SOIC/TSSOP and 28 Pin PLCC  
- Schmitt triggers on clock and data inputs  
- Icc = 5 µA (typical) at standby  
- Icc = 1.5 mA (typical) at 1 MHz  
- Meets JEDEC LV Interface Spec (JESD8-B)  
- 5 Volt tolerant inputs and I/O’s  
•
•
CMOS Electrically Erasable Technology  
- Superior factory testing  
- Reprogrammable in plastic package  
- Reduces retrofit and development costs  
Application Versatility  
- Replaces random logic  
- Super set of standard PLDs  
- Pin and JEDEC compatible with 22V10  
- Ideal for battery powered systems  
- Replaces expensive oscillators  
•
Schmitt Trigger Inputs  
- Eliminates external Schmitt trigger devices  
- Ideal for encoder designs  
General Description  
The PEEL22LV10AZ is a Programmable Electrically The differences between the PEEL22LV10AZ and  
Erasable Logic (PEEL) SPLD (Simple Programmable PEEL22CV10A include the addition of programmable  
Logic Device) that operates over the supply voltage clock polarity, p-term clock, and Schmitt trigger input  
range of 2.7V-3.6V and features ultra-low, automatic buffers on all inputs, including the clock. Schmitt trigger  
"zero" power-down operation. The PEEL22LV10AZ is inputs allow direct input of slow signals such as  
logically and functionally similar to ICT's 5V biomedical and sine waves or clocks. Like the  
PEEL22CV10A and PEEL22CV10AZ. The "zero power" PEEL22CV10A, the PEEL22LV10AZ is a pin and  
JEDEC compatible, logical superset of the industry  
standard PAL22V10 SPLD Figure 1. The  
PEEL22LV10AZ provides additional architectural  
features that allow more logic to be incorporated into  
the design. The PEEL22LV10AZ architecture allows it  
to replace over twenty standard 24-pin DIP, SOIC,  
(25 µA max. ICC) power-down mode makes the  
PEEL22LV10AZ ideal for a broad range of battery-  
powered portable equipment applications, from hand-  
held  
meters  
to  
PCMCIA  
modems.  
EE-  
reprogrammability provides both the convenience of  
product fast reprogramming for product development  
and quick personalization in manufacturing, including  
Engineering Change Orders.  
TSSOP  
and  
PLCC  
packages.  
Figure 1 - Pin Configuration  
Figure 2 - Block Diagram  
I/CLK  
VCC  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I
I/CLK  
1
2
3
4
5
6
7
8
9
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
VCC  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I
1
2
3
4
5
6
7
8
9
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
CLK MUX (Optional)  
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
SP  
AC  
I/CLK  
I
I
I
I
I
I
I
I
I
I
I
TM  
PEEL  
OE  
"AND"  
ARRAY  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
10  
11  
12 13  
I
I
10  
11  
12  
I
I
MACRO  
CELL  
133 Terms  
X
GND  
GND  
44 Inputs  
TSSOP  
DIP  
3
2
1
28 27 26  
4
I/O  
I/O  
I/O  
NC  
I/O  
I/O  
I/O  
I
I
I
5
6
7
8
9
25  
1
2
3
4
5
6
7
8
24  
23  
I/CLK  
VCC  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
I
24  
23  
22  
21  
20  
19  
I
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
I
NC  
I
SP = SYNCHRONOUS PRESET  
I
I
I
I
I
AC = ASYNCHRONOUS CLEAR  
OE = OUTPUT ENABLE  
10  
11  
I
I
12 1314 15 1617 18  
9
I
10  
11  
12  
I
I
GND  
SOIC  
PLCC  
1
04-02-037D  
1234567...10

中文翻译

下载PDF

与PEEL22LV10AZSI-35相关器件

型号 品牌 获取价格 描述 数据表
PEEL22LV10AZT-25 ANACHIP

获取价格

 		CMOS Programmable Electrically Erasable Logic Device
PEEL22LV10AZT-25L ANACHIP

获取价格

 		CMOS Programmable Electrically Erasable Logic Device
PEEL22LV10AZT-25L ICT

获取价格

 		EE PLD, 25ns, CMOS, PDSO24, 0.170 INCH, LEAD FREE, TSSOP-24
PEEL22LV10AZT-35 ETC

获取价格

 		CMOS Programmable Electrically Erasable Logic Device
PEEL22LV10AZTI-25 ETC

获取价格

 		CMOS Programmable Electrically Erasable Logic Device
PEEL22LV10AZTI-35 ETC

获取价格

 		ASIC
PEEL22V10AZ3J15 ETC

获取价格

 		ASIC
PEEL22V10AZ3J-15 ICT

获取价格

 		EE PLD, 15ns, CMOS, PQCC28, PLASTIC, LCC-28
PEEL22V10AZ3J25 ETC

获取价格

 		ASIC
PEEL22V10AZ3J-25 ICT

获取价格

 		EE PLD, 25ns, CMOS, PQCC28, PLASTIC, LCC-28

与PEEL22LV10AZSI-35相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证